![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
geometry process details principal device types czt127 cjd127 gross die per 4 inch wafer 1,445 process CP630 power transistor pnp - silicon darlington transistor chip process epitaxial planar die size 80 x 80 mils die thickness 8.0 mils base bonding pad area 18 x 27 mils emitter bonding pad area 34 x 34 mils top side metalization al - 30,000? back side metalization ti/pd/ag - 20,000? www.centralsemi.com r2 (22-march 2010)
process CP630 typical electrical characteristics www.centralsemi.com r2 (22-march 2010) |
Price & Availability of CP630
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |