Part Number Hot Search : 
TL331 154HG AD1935 EM6125 16F160 2SD2340 HAL800 EP110
Product Description
Full Text Search
 

To Download WC32P040-25P4M Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  1 white electronic designs corporation ? (602) 437-1520 ? www.whiteedc.com white electronic designs wc32p040-xxm july 1998 68040 features ? selection of processor speeds: 25, 33mhz ? military temperature range: -55c to +125c ? packaging ? 179 pin ceramic pga (p4) ? 184 lead ceramic quad flatpack, cqfp (q4) ? 6-stage pipeline, 68030-compatible iu ? 68881/68882-compatible fpu ? independent instruction and data mmus ? simultaneously accessible, 4-kbyte physical instruction cache and 4-kbyte physical data cache ? low-latency bus acceses for reduced cache miss penalty ? multimaster/multiprocessor support via bus snooping ? concurrent iu, fpu, mmu, and bus controller operation maximizes throughput july 1998 figure 1 ? block diagram ? 32-bit, nonmultiplexed external address and data buses with synchronous interface ? user object-code compatible with all earlier 68000 microprocessors ? 4-gigabyte direct addressing range description the wc32p040 is a 68000-compatible, high-performance, 32-bit microprocessor. the wc32p040 is a virtual memory microprocessor employing multiple concurrent execution units and a highly intergrated architecture that provides very high performance in a monolithic hcmos device. it has a 68030-compatible integer unit (iu) and two independent caches. the wc32p040 contains dual, independent, demand-paged memory management units (mmus) for instruction and data stream accesses and independent, 4-kbyte instruction and data caches. the wc32p040 has a 68881/68882-compatible oating-point unit (fpu). instruction data bus instruction atc instruction fetch decode convert execute write- back floating- point unit ea calculate ea fetch execute write- back integer unit instruction cache address bus data address data bus operand data bus bus control signals instruction address b u s c o n t r o l l e r instruction mmu/cache/snoop controller instruction memory unit data atc data cache data mmu/cache/snoop controller data memory unit
2 white electronic designs corporation ? (602) 437-1520 ? www.whiteedc.com white electronic designs wc32p040-xxm july 1998 figure 2 ? pin configuration for wc32p040-xxm, cqfp (q4) 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 138 137 136 135 134 133 132 131 130 129 128 127 126 125 124 123 122 121 120 119 118 117 116 115 114 113 112 111 110 109 108 107 106 105 104 103 102 101 100 99 98 97 96 95 94 93 gnd gnd a 31 a 30 v cc a 29 a 28 gnd a 27 a 26 v cc a 25 a 24 gnd a 23 a 22 v cc a 21 a 20 gnd a 19 a 18 v cc gnd a 17 a 16 gnd a 15 a 14 v cc a 13 a 12 gnd a 11 a 10 gnd v cc tt 1 tt 0 gnd upa 1 upa 0 v cc ciout# ipend# gnd rsto# td 0 td 1 tck gnd trst# tms gnd v cc mdis# cdis# rsti# ipl 2# ipl 1# ipl 0# gnd gnd bclk v cc gnd v cc gnd pclk gnd gnd dle gnd gnd tci# avec# tbi# v cc gnd sc 0 sc 1 bg# tea# ta# pst 0 gnd pst 1 pst 2 v cc pst 3 tip gnd d 27 gnd d 28 d 29 v cc d 30 d 31 gnd gnd a 9 a 8 v cc a 7 a 6 gnd a 5 a 4 v cc a 3 a 2 gnd a 1 a 0 v cc gnd tm 2 tm 1 gnd tm 0 tln 1 v cc tln 0 siz 0 gnd r/w# locke# v cc gnd siz 1 lock# gnd mi# br# v cc ts# bb# d 0 d 1 v cc gnd d 2 d 3 gnd d 4 gnd d 5 v cc d 6 d 7 gnd d 8 d 9 v cc gnd d 10 d 11 gnd d 12 d 13 v cc d 14 d 15 gnd d 16 d 17 v cc gnd d 18 d 19 gnd d 20 d 21 v cc d 22 v cc d 23 gnd d 24 d 25 gnd v cc d 26 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 top view pin group gnd vcc pll 17, 22, 24 19, 21 internal logic 5, 8, 10, 27, 28, 33, 55, 68, 95, 108, 121, 130, 135, 162, 174 9, 32, 56, 69, 81, 94, 100, 109, 122, 136, 149, 161, 175 output drivers 16, 20, 25, 40, 46, 52, 59, 65, 72, 78, 84, 85, 91, 98, 105, 112, 118, 125, 132, 139, 140, 146, 152, 158, 165, 171, 178, 184 43, 49, 62, 75, 88, 102, 115, 128, 143, 155, 168, 181
3 white electronic designs corporation ? (602) 437-1520 ? www.whiteedc.com white electronic designs wc32p040-xxm july 1998 figure 3 ? pin configuration for wc32p040-xxm, pga (p4) ipend# ciout# upa 1 a 10 a 12 a 13 a 14 a 15 a 17 a 18 a 20 a 21 a 22 a 24 a 27 a 29 a 31 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 tdo gnd v cc gnd tt1 gnd v cc gnd a 16 a 19 gnd v cc gnd a 26 gnd v cc gnd d 3 trst# tdi rtso# upa 0 tt 0 a 11 v cc gnd gnd v cc v cc a 23 a 25 a 28 a 30 d 0 d 1 d 4 gnd tck gnd d 2 gnd d 5 cdis# tms v cc v cc v cc d 6 ipl 2 # mdis# gnd gnd gnd d 7 ipl 1 # rsti# bclk gnd d 8 d 9 ipl 0 # v cc v cc v cc gnd d 10 dle gnd pclk gnd v cc d 11 tci# gnd gnd v cc gnd d 12 avec# tbi# gnd gnd d 16 d 13 bb# gnd v cc gnd siz 0 gnd v cc gnd tm 2 a 2 gnd v cc gnd d 30 gnd v cc gnd d 21 br# lock# locke# tln 0 tln 1 tm 0 tm 1 a 0 a 1 a 3 a 4 a 5 a 7 a 8 d 31 d 28 d 26 d 24 t s r q p n m l k j h g f e d c b a v cc d 18 d 14 gnd gnd d 15 v cc v cc d 17 d 23 gnd d 19 pst 3 v cc ts# mi# siz 1 r/w# gnd v cc gnd v cc v cc a 6 a 9 d 29 d 27 d 25 d 22 d 20 sc 0 sc 1 v cc bg# tea# gnd ta# pst 1 pst 2 pst 0 gnd tip# bottom view pin group gnd vcc pll s9, r6, r10 r8, s8 internal logic c6, c7, c9, c11, c13, k3, l3, m16, r4, r11, r13, s6, s10, t4 c5, c8, c10, c12, c14, h3, h16, j3, j16, l16, m3, r5, r12 output drivers b2, b4, b6, b8, b10, b13, b15, b17, d2, d17, f2, f17, h2, h17, l2, l17, n2, n17, q2, q17, s2, s15, s17 b5, b9, b14, c2, c17, g2, g17, m2, m17, r2, r17, s16
4 white electronic designs corporation ? (602) 437-1520 ? www.whiteedc.com white electronic designs wc32p040-xxm july 1998 addresssing the wc32p040 supports the basic addressing modes of the 68000 family. the register indirect addressing modes support postincrement, predecrement, offset, and indexing. the program counter indirect mode also has indexing and offset capabilities. addressing modes addressing syntax register direct data register direct address register direct dn an register indirect address register indirect address register indirect with postincrement address register indirect with predecrement address register indirect with displacement (an) (an) + - (an) (d16,an) register indirect with index address register indirect with index (8-bit displacement) address register indirect with index (base displacement) (d8,an,xn) (bd,an,xn) memory indirect memory indirect postindexed memory indirect preindexed ([bd,an],xn,od) ([bd,an,xn],od) program counter indirect with displacement (d16,pc) program counter indirect with index pc indirect with index (8-bit displacement) pc indirect with index (base displacement) (d8,pc,xn) (bd,pc,xn) program counter memory indirect pc memory indirect postindexed pc memory indirect preindexed ([bd,pc],xn,od) ([bd,pc,xn],od) absolute absolute short absolute long (xxx).w (xxx).l immediate # instruction set summary opcode operation syntax abcd bcd source + bcd destination + x destination abcd dy,dx abcd -(ay),-(ax) add source + destination destination add ,dn add dn, adda source + destination destination adda ,an addi immediate data + destination destination addi #, addq immediate data + destination destination addq #, addx source + destination + x destination addx dy,dx addx -(ay),-(ax) and source destination destination and ,dn and dn, andi immediate data destination destination andi #, andi to ccr source ccr ccr andi #,ccr andi to sr if supervisor state then source sr sr else trap andi #,sr data formats the wc32p040 supports the basic data formats of the 68000 family. some data formats apply only to the iu, some only to the fpu, and some to both. in addition, the instruction set supports operations on other data formats such as memory addresses. data formats operand data format size supported in notes bit 1 bit iu ? bit field 1-32 bits iu field of consecutive bits binary-coded decimal (bcd) 8 bits iu packed: 2 digits/byte; unpacked: 1 digit/byte byte integer 8 bits iu, fpu ? word integer 16 bits iu, fpu ? long-word integer 32 bits iu, fpu ? quad-word integer 64 bits iu any two data registers 16-byte 128 bits iu memory only, aligned to 16-byte boundary single-precision real 32 bits fpu 1-bit sign, 8-bit exponent, 23-bit fraction double-precision real 64 bits fpu 1-bit sign,11-bit exponent, 52-bit fraction extended-precision real 80 bits fpu 1-bit sign,15-bit exponent, 64-bit mantissa
5 white electronic designs corporation ? (602) 437-1520 ? www.whiteedc.com white electronic designs wc32p040-xxm july 1998 opcode operation syntax asl,asr destination shifted by count destination asd dx,dy (1) asd #,dy (1) asd (1) bcc it condition true then pc + dn pc bcc


▲Up To Search▲   

 
Price & Availability of WC32P040-25P4M

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X