Part Number Hot Search : 
BYD127A MCL25 5ETTT MICRO BC846 TA0970A BR40P03 IL7101D
Product Description
Full Text Search
 

To Download SCG9864 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  SCG9864 8-bit microcontroller score concept semiconductor ltd. 1 sept 2000 SCG9864 microcontroller specification feature summary technology ? cmos technology. cpu ? 8-bit cpu core. ? 126 powerful and easy-to-use instruction set. memory ? internal rom: 64k x 8 ? internal ram: 128 x 8 ? memory is organized as 16k-byte page. i/o structure ? memory mapped i/o structure. oscillation frequency ? rc oscillator for the main system clock up to 4mhz, instruction cycle ~0.5us. ? subsystem clock frequency of 32.768khz for real time timer. power down ? stop mode (stop oscillation) interrupts ? 2 timer interrupts. ? 1 real time interrupt. ? 1 external event interrupt. ? 1 software interrupt. i/o ports ? 2 8-bit programmable i/o ports. ? 1 7-bit output port. timer ? 2 8-bit pre-scalar auto reload timers which can be cascaded to form one 16-bit timer. ? 1 real time timer. ? 1 watch dog timer. operating voltage ? 2.4v to 5.5v.
SCG9864 8-bit microcontroller score concept semiconductor ltd. 2 sept 2000 function overview program memory map ram area: address description $00-$0f h/w registers and i/os $10-$7f reserved $80-$ff data memory and stack figure 1. memory map in ram area rom area: physical address description $0000-$3bff page 0 program reset address at $0000 $3c00-$3fff ic test program $4000-$7fff page 1 $8000-$bfff page 2 $c000-$ffff page 3 software interrupt at $ffc0 external interrupt at $ffd0 timer 1 interrupt at $ffe0 timer 0/rtc interrupt at $fff0 figure 2. memory map in rom area
SCG9864 8-bit microcontroller score concept semiconductor ltd. 3 sept 2000 cpu core an 8-bit accumulator based cpu core can directly address up to 64 x 16k byte addressing space. most of the instructions are executed in two cycles. instruction is generally one byte and will have an extra byte for some addressing modes. cpu registers: program counter (pc) the 14-bit program counter stores address for instruction fetch during program execution. it makes up a page size of 16k bytes. together with the program page register (ipage), it becomes a 20-bit address that can access up to 1,048,576 bytes. when the cpu resets, the content of the ipage:pc will be 00:0000. if interrupt occurs, the type of interrupt will then determine its content. pc will automatically be incremented to the next instruction after an instruction fetch. table 1. different types of interrupt interrupt ipage:pc timer 0 / rtc interrupt 3h:3ff0h timer 1 interrupt 3h:3fe0h external interrupt 3h:3fd0h software interrupt 3h:3fc0h page register (page) an 8-bit page register to change the program flow. the most significant two bits are always set to zero. data bank register (bank) an 8-bit bank register to access data memory. the most significant two bits are always set to zero. program page register (ipage) an 8-bit program page register is combined with pc for instruction fetch. the most significant two bits are always set to zero. accumulator (a) an 8-bit accumulator for arithmetic, logical and data movement operation. temporary register (b) an 8-bit temporarily storage for accumulator. index registers (x, y) these two 8-bit registers can be used for general registers and index registers of the indirect addressing mode. they can also be used as pointer for table read and memory write instructions.
SCG9864 8-bit microcontroller score concept semiconductor ltd. 4 sept 2000 stack register (sp) a 7-bit stack register (sp) stores the address for stack operation. after cpu resets, the value is $00. the sp has to be initialized at $ff by software. this means the stack frame starts from the highest address memory location. program status (ps) this is an 8-bit program status register. however only 4-bit is used for controlling alu operations and instruction execution sequences. program status bit 76543210 figure 3. 8-bit program status carry flag (c) whenever there is a carry or borrow occurs after an arithmetic operation, carry flag is set to 1. otherwise, it is cleared to 0. besides, the ?rotate? instructions can also change the carry flag which value is a bit shifted out of the specified source operand. executing single instruction of ?setc? or ?clrc? can also alter this flag. upon returning from an interrupt service routine, this flag will be restored. zero flag (z) for arithmetic and logical operations, zero flag will be set to 1 if the result is zero. besides, for operation that involves moving source operand to accumulator, zero flag will also be set to 1 if the content of the source operand is zero. upon returning from an interrupt service routine, this flag will be restored. sign flag (n) sign flag stores the most significant bit of a result after the following operations: - a. arithmetic b. logic c. move from source operand to accumulator this flag will also be restored upon returning from an interrupt service routine. reserved sign zero carry interrupt mask
SCG9864 8-bit microcontroller score concept semiconductor ltd. 5 sept 2000 interrupt mask flag (i) the flag will be set to 1 when entering an interrupt service routine. by that time, all other interrupt events will be pending. after exiting from the interrupt service routine, this interrupt mask flag will be cleared to 0. then interrupt handling will be resumed. memory there are 64k bytes internal rom with each page size is 16k bytes. regarding the instruction pointer, it is organized as ipage:pc for instruction fetch. change of program flow between pages is by modifying the page register and then followed by executing a jmp or call instruction. these two instructions will load the page register to ipage and change the content in pc for long jmp or call instruction. it does not need to change the page register if it is a short jmp/call (jmp/call within page) because the page register is normally the same as the ipage register. to exit a subroutine, long or short return type must be specified for long or short call respectively. the microcontroller has 128 bytes internal ram data storage of address $80-$ff. this area includes stack frame and data memory. the stack frame is usually initialized at the highest ram address location, i.e. $ff. oscillation circuits main system and subsystem oscillation circuitry generates the internal clock signal for the cpu and other hardware timings. the main system clock uses the rc oscillation source. the operating frequency is up to 4 mhz. this clock is for the cpu and the two timers. the subsystem clock is for the real time signals. it uses 32.768 khz crystal. it has to be tied to a voltage level, either high or low, if the real time timer and the watch dog timer are not used. power down the microcontroller supports power down mode for saving power. executing a stop instruction will stop the main system oscillation to save most of microcontroller power. only an external interrupt will release the microcontroller from stop mode. interrupts the microcontroller has 2 timer interrupts, one real time interrupt, one external event interrupt and one software interrupt. when interrupt occurs, the content of pc, ipage and ps are pushed onto the stack in sequence. and then, the corresponding interrupt vector is loaded into ipage:pc. upon executing a rti instruction, the registers are popped out of the stack in the reversed order. the preference of interrupt priority is timer 0 / rtc interrupt, timer 1 interrupt and then external interrupt.
SCG9864 8-bit microcontroller score concept semiconductor ltd. 6 sept 2000 i/o ports the microcontroller has one 7-bit output port and two software controllable 8-bit i/o ports. for i/o port 0, there is a pull-low resistor when it is configured as in input mode, and this resistor is disabled when it is in output mode. for i/o port 1, it is floating when in input mode. for port 2, it is a 7-bit output port only. timers the microcontroller has two programmable 8-bit timers (t0 and t1) for system timing. it has also a real time timer and a watch dog timer when subsystem clock is employed. all the timers can be enabled or disabled by configuring an internal register, tcong. at cpu resets, all of them are disabled. t0 and t1 are up-counters and can be configured as either two 8-bit pre-scalar auto reload timer or as a 16-bit pre-scalar auto reload timer. the timer overflow flag will be set if the timer overflows. then an interrupt will be generated if the corresponding interrupt enable bit is set to 1. the real time timer provides 0.5 sec interrupt for rtc functions. watch dog timer will overflow in ~1 sec and then will reset the cpu.
SCG9864 8-bit microcontroller score concept semiconductor ltd. 7 sept 2000 block diagram figure 4. block diagram of SCG9864 timer0 timer1 osc rtc watch dog internal rom 64kx 8 internal ram 128x8 p0 output latch p1 output latch p2 output latch data bus address bus & control xtal interrupt control b x y sp ps pc ipage bank a page control alu p1 p0 p2 cpu core
SCG9864 8-bit microcontroller score concept semiconductor ltd. 8 sept 2000 pin descriptions table 2. pin description pin name type description pad type 1 p_clk i/p rc oscillator for the main system clock pad type 5 2 clk320 o/p 32.768khz rtc pad type 6 3 clk32i i/p 32.768khz rtc pad type 6 4 gnd power ground (optional) 5 p0rw0 i/o port 0 pad type 1 6 p0rw1 i/o port 0 pad type 1 7 p0rw2 i/o port 0 pad type 1 8 p0rw3 i/o port 0 pad type 1 9 vdd power supply voltage 10 p0rw4 i/o port 0 pad type 1 11 p0rw5 i/o port 0 pad type 1 12 p0rw6 i/o port 0 pad type 1 13 p0rw7 i/o port 0 pad type 1 14 gnd power ground (optional) 15 p1rw0 i/o port 0 pad type 1 16 p1rw1 i/o port 1 pad type 1 17 p1rw2 i/o port 1 pad type 1 18 p1rw3 i/o port 1 pad type 1 19 vdd power supply voltage (optional) 20 p1rw4 i/o port 1 pad type 1 21 p1rw5 i/o port 1 pad type 1 22 p1rw6 i/o port 1 pad type 1 23 p1rw7 i/o port 1 pad type 1 24 gnd power ground (optional) 25 p2w0 o/p port 2 pad type 2 26 p2w1 o/p port 2 pad type 2 27 p2w2 o/p port 2 pad type 2 28 p2w3 o/p port 2 pad type 2 29 vdd power supply voltage (optional) 30 p2w4 o/p port 2 pad type 2 31 p2w5 o/p port 2 pad type 2 32 p2w6 o/p port 2 pad type 2 33 pwmp o/p speaker + pad type 2 34 pwmm o/p speaker - pad type 2 35 gnd power ground 36 vdd power supply voltage 37 test i/p test pin, no connection pad type 4 38 reset i/p reset pin pad type 3 39 ext_int i/p external interrupt pin pad type 4 note: the optional pins for vdd and gnd can be left open as nc pins.
SCG9864 8-bit microcontroller score concept semiconductor ltd. 9 sept 2000 schmitt input tristate control bond pad data in data out output enable figure 5. pad type 1 (bi-directional pad) tristate control data out output enable bond pad figure 6. pad type 2 (output pad) schmitt input reset figure 7. pad type 3 ( reset )
SCG9864 8-bit microcontroller score concept semiconductor ltd. 10 sept 2000 schmitt input int figure 8. pad type 4 (external interrupt) rc circuitry test clock out enable test=0 test=1 rc pad figure 9. pad type 5 (rc oscillation pad) 32.768k hz 10m ? 20pf 20pf clk32i clk32o figure 10. pad type 6 (clock circuit)
SCG9864 8-bit microcontroller score concept semiconductor ltd. 11 sept 2000 control registers summary table 3. summary of control registers hex mnemonic control registers name r/w 00h p0dir port 0 direction control register w 01h - (reserved) - 02h p0rw port 0 read/write port r/w 03h p1dir port 1 direction control register w 04h p1rw port 1 read/write port r/w 05h p2w port 2 output port w 06h - (reserved) - 07h - (reserved) - 08h - (reserved) - 09h tcong timer configuration port w 0ah intr interrupt control register w 0bh tflag timer flag status register/watch-dog reset r/w 0ch t0val timer 0 preset value register w 0dh t1val timer 1 preset value register w 0eh sphen d/a output control register w 0fh - (reserved) - descriptions p0dir and p1dir bit 76543210 r/w wwwwwwww figure 11. port 0 and port 1 direction control registers p0rw and p1rw bit 76543210 r/w r/w r/w r/w r/w r/w r/w r/w r/w figure 12. port 0 and port 1 read/write port 0 : input mode 1 : output mode write to output latch. read from input pin. read value of output pin will be the output latch value.
SCG9864 8-bit microcontroller score concept semiconductor ltd. 12 sept 2000 p2w bit 76543210 r/w - wwwwwww figure 13. port 2 output port tcong bit 76543210 r/w - - - wwwww figure 14. timer configuration port write to output latch reserved reserved 000 : disable t0 and t1 0x1 : enable t0 01x : enable t1 1xx : cascade t0:t1 as 16-bit timer real time timer 0 : disable 1 : enable watch dog timer 0 : disable 1 : enable
SCG9864 8-bit microcontroller score concept semiconductor ltd. 13 sept 2000 intr bit 76543210 r/w-----www figure 15. interrupt control register tflag bit 76543210 r/w----rrrr figure 16. timer flag status register/watch-dog reset 0 : t0 not overflow 1 : t0 overflow 0 : t1 not overflow 1 : t1 overflow 0 : not half second 1 : half second clk32i input reserved note : read will reset all flags. any write operation to tflag will reset the watch dog timer. t0/rtc (half second) interrupt 0 : disable 1 : enable t1 interrupt 0 : disable 1 : enable external interrupt 0 : disable 1 : enable reserved
SCG9864 8-bit microcontroller score concept semiconductor ltd. 14 sept 2000 t0val and t1val bit 76543210 r/w wwwwwwww figure 17. timer 0 and timer 1 preset value register sphen bit 76543210 r/w------ww figure 18. d/a output control register 0 : single channel 1 : dual channels 0 : disable d/a output 1 : enable d/a output reserved write timer 0 and timer 1 preset value value counter clock system frequency time 1 2 = for either t0 or t1, maximum counter value = 255 minimum frequency 7840hz for t0:t1, maximum counter value = 65535 minimun frequency 30hz
SCG9864 8-bit microcontroller score concept semiconductor ltd. 15 sept 2000 instruction summary there are 126 instructions. all instructions are one or two byte instructions. the followings are the notations used: a accumulator b b register c carry bit z zero bit n negative bit x x index register y y index register sp stack pointer register stack stack bank data bank register page page register ipage the page register for pc19-pc14 pc program counter pc13-0 ps program status i interrupt flag (x) ram pointed by x (y) ram pointed by y label a 8-bit ram/register label (label) ram pointed by the label addr14 a 14-bit address addr 8 a 8-bit address #constant a 8-bit constant
SCG9864 8-bit microcontroller score concept semiconductor ltd. 16 sept 2000 instruction set 1. adc a code 0100 0000 operation a + a + c a flags n, z, c 2. adc x code 0100 0010 operation x + a + c a flags n, z, c 3. adc y code 0100 0011 operation y + a + c a flags n, z, c 4. adc (x) code 0100 0110 operation (x) + a + c a flags n, z, c 5. adc (y) code 0100 0111 operation (y) + a + c a flags n, z, c 6. adc label code 0100 0100 zzzz zzzz operation (zzzz zzzz)+a+c a flags n, z, c 7. adc #constant code 0100 0001 zzzz zzzz operation zzzz zzzz +a+c a flags n, z, c 8. and a code 0100 1000 operation a a a flags n,z 9. and x code 0100 1010 operation x a a flags n,z 10. and y code 0100 1011 operation y a a flags n,z 11. and (x) code 0100 1110 operation (x) a a flags n,z 12. and (y) code 0100 1111 operation (y) a a flags n,z 13. and label code 0100 1100 zzzz zzzz operation (zzzz zzzz) a a flags n,z 14. and #constant code 0100 1001 zzzz zzzz operation zzzz zzzz a a flags n,z 15. bra addr8 code 0011 0010 zzzz zzzz operation zzzz zzzz pc0-7 flags -----
SCG9864 8-bit microcontroller score concept semiconductor ltd. 17 sept 2000 16. call addr14 code 11zz zzzz zzzz zzzz operation pc (sp);sp-2 sp addr14 pc[13:0] if page ipage ipage (sp);sp-1 sp page ipage flags ----- 17. clr a code 0010 1000 operation 0 a flags n,z 18. clr x code 0010 1010 operation 0 x flags ----- 19. clr y code 0010 1011 operation 0 y flags ----- 20. clr (x) code 0010 1110 operation 0 (x) flags ----- 21. clr (y) code 0010 1111 operation 0 (y) flags ----- 22. clr label code 0010 1100 operation 0 (zzzz zzzz) flags ----- 23. clrc code 0110 0001 operation 0 c flags c 24. cmp #constant code 0000 0001 zzzz zzzz operation a ? zzzz zzzz flags z 25. cmp label code 0000 0101 zzzz zzzz operation a ? (zzzz zzzz) flags z 26. cpmx #constant code 0000 1001 zzzz zzzz operation (x) ? zzzz zzzz flags z 27. cpmx label code 0000 1101 zzzz zzzz operation (x) ? zzzz zzzz flags z 28. cpx #constant code 0001 0001 zzzz zzzz operation x ? zzzz zzzz flags z 29. cpx label code 0001 0101 zzzz zzzz operation x ? (zzzz zzzz) flags z 30. cpy #constant code 0001 1001 zzzz zzzz operation y ? zzzz zzzz flags z 31. cpy label code 0001 1101 zzzz zzzz operation y ? (zzzz zzzz) flags z
SCG9864 8-bit microcontroller score concept semiconductor ltd. 18 sept 2000 32. dec a code 0110 1000 operation a ? 1 a flags n, z, c 33. dec x code 0110 1010 operation x ? 1 x flags n, z, c 34. dec y code 0110 1011 operation y ? 1 y flags n, z, c 35. dec (x) code 0110 1110 operation (x) ? 1 (x) flags n, z, c 36. dec (y) code 0110 1111 operation (y) ? 1 (y) flags n, z, c 37. dec label code 0110 1100 zzzz zzzz operation (zzzz zzzz)-1 (zzzzzzzz) flags n, z, c 38. eor x code 0101 1010 operation x ? a a flags n, z 39. eor y code 0101 1011 operation y ? a a flags n, z 40. eor (x) code 0101 1110 operation (x) ? a a flags n, z 41. eor (y) code 0101 1111 operation (y) ? a a flags n, z 42. eor label code 0101 1100 zzzz zzzz operation (zzzz zzzz) ? a a flags n, z 43. eor #constant code 0101 1001 zzzz zzzz operation zzzz zzzz ? a a flags n, z 44. inc a code 0110 0000 operation a + 1 a flags n, z, c 45. inc x code 0110 0010 operation x + 1 x flags n, z, c 46. inc y code 0110 0011 operation y + 1 y flags n, z, c 47. inc (x) code 0110 0110 operation (x) + 1 x flags n, z, c 48. inc (y) code 0110 0111 operation (y) + 1 y flags n, z, c
SCG9864 8-bit microcontroller score concept semiconductor ltd. 19 sept 2000 49. inc label code 0110 0100 zzzz zzzz operation (zzzz zzzz) + 1 (zzzz zzzz) flags n, z, c 50. int code 0011 0110 operation pc low (sp), sp-1 sp pchigh (sp), sp-1 sp ipage (sp), sp-1 sp ps (sp), sp-1 sp 1 i 3fc0h pc 3 ipage,page flags i 51. ja code 0111 0001 operation a pc[7:0] flags ----- 52. jump addr14 code 10zz zzzz zzzz zzzz operation addr14 pc[13:0] if page ipage page ipage flags ----- 53. mov a, x code 0000 0010 operation a x flags ----- 54. mov a, y code 0000 0011 operation a y flags ----- 55. mov a, (x) code 0000 0110 operation a (x) flags ----- 56. mov a, (y) code 0000 0111 operation a (y) flags ----- 57. mov a label code 0000 0100 zzzz zzzz operation a (zzzz zzzz) flags ----- 58. mov x, a code 0001 0000 operation x a flags n, z 59. mov x, y code 0001 0011 operation x y flags ----- 60. mov x, (y) code 0001 0111 operation x (y) flags ----- 61. mov x, label code 0001 0100 zzzz zzzz operation x (zzzz zzzz) flags ----- 62. mov y, a code 0001 1000 operation y a flags n, z
SCG9864 8-bit microcontroller score concept semiconductor ltd. 20 sept 2000 63. mov y, x code 0001 1010 operation y x flags ----- 64. mov y, (x) code 0001 1110 operation y (x) flags ----- 65. mov y, label code 0001 1100 zzzz zzzz operation y (zzzz zzzz) flags ----- 66. mov (x), a code 0011 0000 operation (x) a flags n, z 67. mov (x), y code 0011 0011 operation (x) y flags ----- 68. mov (x), (y) code 0011 0111 operation (x) (y) flags ----- 69. mov (x), label code 0011 0100 zzzz zzzz operation (x) (zzzz zzzz) flags ----- 70. mov (y), a code 0011 1000 operation (y) a flags n, z 71. mov (y), x code 0011 1010 operation (y) x flags ----- 72. mov (y), (x) code 0011 1110 operation (y) (x) flags ----- 73. mov (y), label code 0011 1100 zzzz zzzz operation (y) (zzzz zzzz) flags ----- 74. mov label, a code 0010 0000 zzzz zzzz operation (zzzz zzzz) a flags n, z 75. mov label, x code 0010 0010 zzzz zzzz operation (zzzz zzzz) x flags ----- 76. mov label, y code 0010 0011 zzzz zzzz operation (zzzz zzzz) y flags ----- 77. mov label, (x) code 0010 0110 zzzz zzzz operation (zzzz zzzz) (x) flags ----- 78. mov label, (y) code 0010 0111 zzzz zzzz operation (zzzz zzzz) (y) flags ----- 79. mov #constant, a code 0000 1000 zzzz zzzz operation zzzz zzzz a flags n, z
SCG9864 8-bit microcontroller score concept semiconductor ltd. 21 sept 2000 80. mov #constant, x code 0000 1010 zzzz zzzz operation zzzz zzzz x flags ----- 81. mov #constant, y code 0000 1011 zzzz zzzz operation zzzz zzzz y flags ----- 82. mov #constant, (x) code 0000 1110 zzzz zzzz operation zzzz zzzz (x) flags ----- 83. mov #constant, (y) code 0000 1111 zzzz zzzz operation zzzz zzzz (y) flags ----- 84. nop code 0000 0000 operation no operation flags ----- 85. or x code 0101 0010 operation x v a a flags n, z 86. or y code 0101 0011 operation y v a a flags n, z 87. or (x) code 0101 0110 operation (x) v a a flags n, z 88. or (y) code 0101 0111 operation (y) v a a flags n, z 89. or label code 0101 0100 zzzz zzzz operation (zzzz zzzz)v a a flags n, z 90. or #constant code 0101 0001 zzzz zzzz operation zzzz zzzzv a a flags n, z 91. pop code 0011 1111 operation sp+1 sp (sp) a flags ----- 92. pshpage code 0110 1101 operation page (sp); sp-1 sp flags ----- 93. push code 0110 1001 operation a (sp),sp-1 sp flags ----- 94. rol a code 0111 0000 operation c a c flags n, z, c 95. rol x code 0111 0010 operation c x c flags n, z, c 96. rol y code 0111 0011 operation c y c flags n, z, c
SCG9864 8-bit microcontroller score concept semiconductor ltd. 22 sept 2000 97. rol (x) code 0111 0110 operation c (x) c flags n, z, c 98. rol (y) code 0111 0111 operation c (y) c flags n, z, c 99. rol label code 0111 0100 zzzz zzzz operation c (zzzz zzzz) c flags n, z, c 100. rom a code 0111 1101 operation rom (bank,x,a) a flags ----- 101. rom y code 0111 1001 operation rom (bank,x,y) a flags ----- 102. romdbl code 0001 0010 operation rom (bank,x,y) b rom (bank,x,y+1) a 103. ror a code 0111 1000 operation c a c flags n, z, c 104. ror x code 0111 1010 operation c x c flags n, z, c 105. ror y code 0111 1011 operation c y c flags n, z, c 106. ror (x) code 0111 1110 operation c (x) c flags n, z, c 107. ror (y) code 0111 1111 operation c (y) c flags n, z, c 108. ror label code 0111 1100 zzzz zzzz operation c (zzzz zzzz) c flags n, z, c 109. rti code 0100 0101 operation sp+1 sp (sp) ps;sp+1 1 (sp) ipage,page; sp+1 sp (sp) pchigh; sp+1 sp (sp) pclow flags ----- 110. rtl code 0100 1101 operation sp+1 sp (sp) ipage,page; sp+1 sp (sp) pchigh sp+1 sp (sp) pclow flags ----- 111. rts code 0101 0101 operation sp+1 sp (sp) pchigh; sp+1 sp (sp) pclow flags -----
SCG9864 8-bit microcontroller score concept semiconductor ltd. 23 sept 2000 112. setc code 0110 0101 operation 1 c flags c 113. setz code 0101 1000 operation 1 z,0 a, flags n, z 114. skipc code 0011 0001 operation pc+2 pc if c = 1 flags ----- 115. skipmi code 0001 0110 operation pc+2 pc if n = 1 flags ----- 116. skipnc code 0011 1001 operation pc+2 pc if c = 0 flags ----- 117. skipnz code 0010 1001 operation pc+2 pc if z = 0 flags ----- 118. skippl code 0001 1111 operation pc+2 pc if n = 0 flags ----- 119. skipz code 0010 0001 operation pc+2 pc if z = 1 flags ----- 120. stop code 0010 0100 operation stop flags ------ 121. tapage code 0111 0101 operation a page flags ------ 122. tz code 0101 0000 operation z=1 if a = 0 z=0 if a 0 flags n, z 123. xb code 0010 0101 operation b ? a flags ----- 124. xbank code 0011 0101 operation bank ? a flags ----- 125. xsp code 0011 1101 operation sp ? a flags ----- 126. xst code 0010 1101 operation ps ? a flags n, z, c, i
SCG9864 8-bit microcontroller score concept semiconductor ltd. 24 sept 2000 electrical characteristics absolute maximum ratings: 1. vdd 7.0v 2. vih vdd + 0.3v 3. vil gnd - 0.3v 4. operating temperature 0 c to + 60 c 5. storage temperature -50 c to + 150 c recommended operating: min typ max unit 1. operating voltage (vdd) 2.4 3.0 5.5 v 2. operating frequency (fosc) - 4.0 - mhz 3. input voltage 3.1 vdd = 2.4v vih 1.6 2.0 2.4 v vil 0 0.4 0.8 v 3.2 vdd = 3.0v vih 2.0 2.4 3.0 v vil 0 0.6 1.0 v 3.3 vdd = 5.5v vih 3.6 4.0 5.5v v vil 0 1.5 1.8v v 4. output voltage 4.1 vdd = 2.4v voh 2.0 - - v @1ma vol - - 0.4 v 4.2 vdd = 3.0v voh 2.4 - - v @2ma vol - - 0.6 v 4.3 vdd = 5.5v voh 4.0 - - v @10ma vol - - 1.5 v 5. input current vih = vdd ih - - 150 a (through pull-low resistor) vil = ov il - - 0.3 a (leakage) 6. output current 6.1 vdd = 2.4v, ioh@voh =2.0v 1.0 1.5 - ma iol@vol =0.4v 2.0 3.0 - ma 6.2 vdd = 3.0v, ioh@voh =2.4v 1.5 3.5 - ma iol@vol =0.6v 3.0 7.0 - ma 6.3 vdd = 5.5v, ioh@voh =4.0v 8 10 - ma iol@vol =1.5v 16 20 - ma 7. current dissipation 7.1 operating current @4mhz, 3.0v 1.0 1.5 4.5 ma & output pad load = 50pf 7.2 operating current @4mhz, 5.0v 2.0 3.0 9.0 ma & output pad load = 50pf 7.3 standby current (off mode) - 5.0 30.0 a
SCG9864 8-bit microcontroller score concept semiconductor ltd. 25 sept 2000 pad co-ordinates ext_int reset- test vdd 3 9 38 37 36 1p_clk 2 clk32o 3 clk32i 4vss 5p0rw0 35 vss y 6p0rw1 34 pwmm 7p0rw2 x 33 pwmp (0,0) 8p0rw3 32 p2w6 9vdd 31 p2w5 10 p0rw4 30 p2w4 11 p0rw5 29 vdd 12 p0rw6 28 p2w3 13 p0rw7 27 p2w2 1 4151617181920212223242526 vss p1rw0 p1rw1 p1rw2 p1rw3 vdd p1rw4 p1rw5 p1rw6 p1rw7 vss p2w0 p2w1 the substrate of ic should be connected to vss
SCG9864 8-bit microcontroller score concept semiconductor ltd. 26 sept 2000 pad no pad name x y pad no pad name x y 1 p_clk -1193.600 955.000 20 p1rw4 -24.000 -1174.600 2 clk32o -1193.600 795.000 21 p1rw5 136.000 -1174.600 3 clk32i -1193.600 635.000 22 p1rw6 296.000 -1174.600 4 vss -1193.600 475.000 23 p1rw7 456.000 -1174.600 5 p0rw0 -1193.600 315.000 24 vss 616.000 -1174.600 6 p0rw1 -1193.600 155.000 25 p2w0 776.000 -1174.600 7 p0rw2 -1193.600 -5.000 26 p2w1 936.000 -1174.600 8 p0rw3 -1193.600 -165.000 27 p2w2 1193.600 -965.000 9 vdd -1193.600 -325.000 28 p2w3 1193.600 -805.000 10 p0rw4 -1193.600 -485.000 29 vdd 1193.600 -645.000 11 p0rw5 -1193.600 -645.000 30 p2w4 1193.600 -485.000 12 p0rw6 -1193.600 -805.000 31 p2w5 1193.600 -325.000 13 p0rw7 -1193.600 -965.000 32 p2w6 1193.600 -165.000 14 vss -984.000 -1174.600 33 pwmp 1193.600 -5.000 15 p1rw0 -824.000 -1174.600 34 pwmm 1193.600 155.000 16 p1rw1 -664.000 -1174.600 35 vss 1193.600 315.000 17 p1rw2 -504.000 -1174.600 36 vdd -504.000 1174.600 18 p1rw3 -344.000 -1174.600 37 test -664.000 1174.600 19 vdd -184.000 -1174.600 38 reset -824.000 1174.600 39 ext_int -984.000 1174.600
SCG9864 8-bit microcontroller score concept semiconductor ltd. 27 sept 2000 application circuit scg9832 1 scg9832 application circuit a 11 thursday, september 14, 2000 title size document number rev date: sheet of vcc optional score concept semiconductor limited r1 1m c1 c2 r2 100k y1 32768 r3 47k c4 0.1u d1 led d2 led d4 led d3 led u1 scg9832 p_clk 1 clk32o 2 clk32i 3 p0rw0 5 p0rw1 6 p0rw2 7 p0rw3 8 p0rw4 10 p0rw5 11 p0rw6 12 p0rw7 13 p1rw0 15 p1rw1 16 p1rw2 17 p1rw3 18 p1rw4 20 p1rw5 21 p1rw6 22 p1rw7 23 p2w0 25 p2w1 26 p2w2 27 p2w3 28 p2w4 30 p2w5 31 p2w6 32 reset 38 ext_int 39 test 37


▲Up To Search▲   

 
Price & Availability of SCG9864

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X