Part Number Hot Search : 
K4085LS MPS394 00402 RTR030P M9307 OP269 MUN5111 10M000
Product Description
Full Text Search
 

To Download AK8996 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  [AK8996/w] ms1055-e-02 2011/12 1 the AK8996 is a pressure sensor interface ic that features compensation for temperature dr ift and sensor variation. it is designed to excite and interface to a bridge sensor. variations in t he sensor can be corrected via compensation values stored in integrated non-volatile memory (eeprom ). compensation values are obtained from measurement results for a set of offset voltages and temperature drift, along with a set of bridge voltages and temperature drift, including characteristics of the AK8996 . the AK8996 is available in either a 16-pin qfn package or in wafer form. features ? pressure sensor compensation and excitation ic (analog output) ? low power consumption: 350a typ. @ 100hz sampling ? standby function: 1a max. ? low-voltage operation: 2.2 to 3.6v, 5v10% ? operating temperature range: -40 to 105oc ? integrated span voltage switching function (by a factor of 5, typ. ) - resolution: gain amp. 1: 3-bits; gain amp. 2:1-bit adjustment step: factor of 1/step (by a factor of 2 to 9); factor of 1/step (by a factor of 1 and 2) ? integrated sensor output compensation ? offset voltage adjustment - resolution: rough: 4-bits; fine: 7-bits - adjustment step: rough: 7.5%/step; fine 0.125%/step @vdd: 5.0v ? offset voltage temperature drift adjustment (1st/2nd order coefficien t) - resolution: 10-bits; 8-bits - adjustment step: 0.196%/step; 0.787%/step ? output span voltage adjustment - resolution: 9-bits - adjustment value: 100/[100+0.25*n](%) n: -256 to +255 ? sensitivity temperature drift adjustment (1st/2nd order coefficient ) - resolution: 10-bits; 8-bits - adjustment step: 0.196%/step; 0.787%/step ? integrated output reference voltage switching function - resolution: rough 5-bits; fine 6-bits - adjustment step: 0.0005*vdd/step (0.0785*vdd to 0.9215*vdd) @v o ? integrated criteria adjustment function for determining positiv e/negative pressure - resolution: 10-bits - adjustment step: 0.001*vdd/step (0.05*vdd to 0.95*vdd) ? integrated output gain (buffer gain) switching function (by a factor of 4, typ.) - resolution: 3-bits - adjustment step: factor of 0.5/step (by a factor of 2 to 4) ? integrated sampling frequency switching function: 100hz, 1khz, 2khz, 10. 24khz ? ratiometric voltage output ? integrated constant voltage source for pressure sensor : 2.0v @vdd: 2.2 to 3.6v; 4.0v @vdd: 5.0v10% pressure sensor interface ic AK8996/w
[AK8996/w] ms1055-e-02 2011/12 2 ? integrated reference voltage & reference current generator - vref voltage adjustment control - resolution: 3-bits - adjustment step: 1%/step - iref current adjustment control - resolution: 4-bits - adjustment step: 2.7%/step typ. ? integrated temperature sensor - temperature range: -40 to 105 c - temperature sensor output voltage adjustment control - resolution: 6-bits - adjustment step: 0.2%/step ? integrated timer oscillator for intermittent operation (1024 khz t yp.) - oscillating frequency adjustment control - resolution: 4-bits - adjustment step: 5%/step ? integrated eeprom for compensation values and control data storage - size: 157 bits - endurance: 1,000 times or more - retention time: 10 years or more @ta: 105 c ? integrated pressure detection/self-diagnosis function ? supply type: wafer pkg (uqfn16) product name supply type note AK8996 pkg (uqfn16) AK8996w wafer block diagram offset temp. track gain temp. track offset gain amplifier block vo offset_temp. gain gain_temp. gain amp.1 gain amp.2 gain amp.3 s/h1& level shift vn stv vp regulator vs cs stbyn s/h2 eeprom & control register vdd track agnd vdd vss v_ common v_bandgap v_reference i_reference lpf serial i/f power on delay pressure detector det vout v_temp. 32kohm pth vout buffer timing logic oscillator eeprom sdi/o sclk pressure judge vsso vout
[AK8996/w] ms1055-e-02 2011/12 3 overview the AK8996 is a pressure sensor interface ic that features compensation for temperature drift and sensor variation. it is designed to excite and interface to a bridge sensor. variations in the sensor can be corrected via compensation values stored in integrated non-volatile memory (eeprom) . compensation values are obtained from measurement results for a set of offset voltages and temperature drift, along with a set of bridge voltages and temperature drift, including characteristics of the AK8996. the internal compensation circuit is accomplished through dacs, with 4-bit and 7-bi t resolution to adjust offset voltage of the sensor, and the secondary characteristics compensator for the ass ociated temperature drift, coupled with 9-bit resolution to adjust the span voltage and another secondary characteristics compensator for its associated temperature drift. depending on the appli cation, the internal eeprom values can be pre-configured to enable adjustment of the reference sensitivity and the output reference voltage. for the adjustment procedure, see the sections on "adjustment sequence" and "functional description". depending on the application, the AK8996s internal eeprom values can be preconfigured to enable adjustment of the reference sensitivities and output reference voltages. sampling frequencies can be switched between 100hz, 1khz, 2khz and 10.24khz using the internal eeprom data. the AK8996 is provided with a pressure detection circuit. if the applied pressure exceeds the defined voltage threshold at the pth terminal, a high-level signal is output on the det pin . the threshold can be adjusted by the internal eeprom data. the AK8996 is also provided with a self-diagnosti c function. upon power-up or at initial operation immediately after exiting standby mode, this self-tes t feature checks for the required value at the output (vout pin), and if an expected value is not available, t he output is assumed to be anomalous and a high-level signal is output on the det pin, in the same manner as with t he pressure detection.
[AK8996/w] ms1055-e-02 2011/12 4 pin configuration 1. wafer configuration 1) die size 2.122 mm 2.210 mm 2) die thickness 200 m 3) pad size 80 m 80 m 4) pad pitch > 275 m 5) scribe size 80 m 6) wafer size 6 inches pin numbers and pad position no. pin name x location (m) y location (m) no. pin name x location (m) y location (m) 1 vsso -914.8 451.5 9 det 914.8 -778.1 2 vp -914.8 -10.3 10 vss 914.8 -363.2 3 vs -914.8 -583.8 11 vdd 914.8 -49.2 4 vn -914.8 -863.8 12 nc 914.8 563.9 5 stbyn -593.2 -958.8 13 vout 914.4 958.8 6 cs -98.0 -958.8 14 vo 95.9 958.8 7 sclk 211.8 -958.8 15 pth -336.6 958.8 8 sdi/o 586.9 -958.8 16 agnd -784.2 958.8 pad locations (top view) 2. package outline (uqfn16) 13 vout 14 vo 15 pth 16 agnd vsso 1 vp 2 vs 3 vn 4 8 sdi/o 7 sc lk 6 cs 5 stbyn nc 12 vdd 11 vss 10 det 9 (0,0) y x 5 6 7 8 9 10 11 12 13 14 15 16 1 3 4 2
[AK8996/w] ms1055-e-02 2011/12 5 adjustment characteristics 1) adjustable sensor characteristics (reference example) item symbol min. typ. max. units comments svs1 4 v drive voltage svs2 2 v temperature range sta -40 105 c sres1 3 5 k vdd: 2.2 to 3.6v & 5v10% sensor resistance sres2 1 2 k vdd: 2.7 to 3.6v & 5v10% sspnin 1 22.22 80 200 mv vdd: 5v10% note) voltage input span range sspnin 2 11.11 40 100 mv vdd: 2.2 to 3.6v note) voltage span adjustment range sspn 100/164 100/100 100/36.25 times note) soff1 -48 48 mv vdd: 5v10% note) offset voltage adjustment range soff2 -24 24 mv vdd: 2.2 to 3.6v note) sst21 -0.0016 +0.0016 vdd: 5v10% note) sensitivity temp. drift 2 nd order coefficient sst22 -0.0008 +0.0008 vdd: 2.2 to 3.6v note) sst11 -0.32 +0.32 vdd: 5v10% note) sensitivity temp. drift 1 st order coefficient sst12 -0.3 +0.3 vdd: 2.2 to 3.6v note) sot21 -0.0016 +0.0016 vdd: 5v10% note) offset temp. drift 2 nd order coefficient sot22 -0.0008 +0.0008 vdd: 2.2 to 3.6v note) sot11 -0.6 +0.6 vdd: 5v10% note) offset temp. drift 1 st order coefficient sot12 -0.3 +0.3 vdd: 2.2 to 3.6v note) note) equivalent input values assumed from the output. see 5) registers description 5. 1.1) adjustment block register. this adjustment range includes variations in the AK8996. 2) adjustment accuracy item symbol min. typ. note2) max. note3) units comments offset adjustment accuracy cof 0.063 %fs offset temp. drift adjustment accuracy coft 0.101 %fs output span adjustment accuracy csn 0.125 %fs sensitivity temp. adjustment accuracy csnt 0.003 %fs sensitivity temp. variation step csts 0.268 %fs sensitivity supply voltage variation step csvs 0.236 %fs final adjustment accuracy note1) call 0.397 1.0 %fs note1) call=(cof^2+coft^2+csn^2+csnt^2+csts^2+csvs^2)^(1/2) note2) temp.=105oc, vdd=4.5v, g1=5x, g3=1.25x, bufg=4x, offset temp. drift 1st/2nd order coefficient=min./max., sensitivity temp. drift 1st/2nd order coefficient =min.*1/2, vout output band-limited (500hz @fs=10khz, 100hz@fs=2khz, 50hz@fs=1khz, 5hz@ fs=100hz) effective note3) temp.=-40 to 105oc, vdd=5v10%, 3.3v10%, 3.0v10%, 2.5v10%, g1/g3/bufg=min. to max., each temperature coefficient=min. to max., vo ut output band-limited (500hz @fs=10khz, 100hz@fs=2khz, 50hz@fs=1khz, 5hz@fs=100hz) eff ective * the calculation of adjustment accuracy is based on our definition as a reference. the ac curacy of product depends on your sensor characteristics and adjustment method.
[AK8996/w] ms1055-e-02 2011/12 6 description of blocks gain amplifier block, lpf & s/h1 & level shifter, s /h2 & buffer the set of these blocks amplifies, compensates and outputs the pressure sensor level with a normal gain ratio of 50:1. this set of blocks inter mittently amplifies, compensates, samples and holds the pressure sensor output. the output stage, with an internal resistor of 32k , is band-limited with a combination of external capacitors, providing a low impedance output through a buffer. a percentage designator is used, benchmarked with 4000mvdc output at 100%, reflecting the 50x increase in differential input from 80mvdc. block functions gain amp. 1 (g1) a low-noise high- gain amplifier at the front end. the differential s ignal is increased by a factor of 5 (typically) (with factors of 2 to 9, in single-factor steps). gain amp. 2 offset_temp. offset offset temp. track (g2) the g1 differential output is converted to single-e nded with reference to agnd and typically amplified by a factor of 1 (1 or 2). the preloaded compensation data in the eeprom en ables the pressure sensor offset voltage and offset temperature secondary characteristics to be compensated. offset adj. resolution: rough: 4-bits; fine: 7-bit s adj. step: rough: 7.5%; fine: 0.125% @vdd: 5v offset temp. drift. resolution: 1 st order coeff: 10-bits; 2 nd order coeff: 8-bits adj. step: 1 st order coeff: 0.196%; 2 nd order coeff: 0.787% gain amp. 3 gain_temp. gain (g3) amplifies the g2 output by a factor of 1.25 (typica lly). the preloaded compensation data in the eeprom enables the pressure sensor span voltage and sensitivity temperature secondary characteristics to be compens ated. span adj. resolution: 9-bits adj. value: 100/[100+0.25*n](%) n: -256 to +255 stv vdd track gain temp. track (stv) supply voltage and sensitivity temperature variatio n compensation circuit. monitors the agnd voltage to detect the magnitude o f supply voltage variation; the pressure sensor sensitivity temperature secondary c haracteristics compensation values are calculated for entry into g3 using the t emperature sensor output voltage and preloaded compensation data (eeprom data). sensitivity temperature drift resolution: 1 st order coeff: 10-bits; 2 nd order coeff: 8-bits adj. step: 1 st order coeff: 0.196%; 2 nd order coeff: 0.787% pressure judge compares the pressure sensor vout pin output voltag e to the threshold voltage to define the sensitivity temperature secondary charac teristics compensation coefficient. pressure determination threshold adj. resolution: 1 0-bits adj. step: 0.001*vdd (0.05*vdd C 0.95*vdd) note that upon powering up and exiting standby (stbyn pin from low to high), the precise pressure cannot be determined until the vout pin output settles, depending on the external capacitance value of the vo pin. when the vout pin out put voltage is more than the output reference volta ge, the positive (+) sensitivity temperature secondary char acteristic compensation coefficient is selected; but when the vout pin outp ut voltage is less than the output reference voltage, the negative (-) sensitiv ity temperature secondary characteristic compensation coefficient is selected . note) if the output reference voltage is half of vd d, pressure threshold adjustment is unnecessary. even if the compensation coefficien t +/- is not used, pressure thresh old adjustment is required if the output reference voltage is set to a value other than half of vdd. lpf anti-aliasing filter to eliminate the fold-back noi se generated in the sample-and-hold circuit (s/h 1&2) in the later stag e. the cutoff frequency is fc=60khz.
[AK8996/w] ms1055-e-02 2011/12 7 block functions s/h1& level shift doubles the lpf output for the sample and hold. it also modifies the output reference voltage. output ref. voltage adj. resolution: rough: 5-bits ; fine: 6-bits adj. step: 0.0005*vdd (0.0785*vdd C 0.9215*vdd ) description is with reference to vo pin. note) if the output reference voltage is half of vd d, output reference voltage adjustment is unnecessary. s/h2 sample-and-hold circuit. a 32k resistor is connected to the output stage. the com bination with an external capacitor creates the lpf characteristics. change the external capacitance value according to the desired signal band for detection using the following equation: fc=1/(2**32k *c) (hz) if the application does not require a low-impedance o utput, the vo pin output can be used as an alternative. in this case, set the ee prom data to disable the buffer. disabling the buffer allows for lower power dissipa tion. however, since the vo pin has a 32k output impedance, connecting a resistive load will cause output voltage inaccuracies. note also that the gain retai ned in the buffer cannot be achieved. buffer buffer to produce a band- limited output with low impedance. typically provid es a fourfold output (2x to 4x, in 0.5 steps). reprogramming the eeprom allows the buffer to be di sabled for low power dissipation. (see s/h2.) timing logic generates timing sync signals for internal operatio n and sampling frequencies for sensor output signals. sampling frequencies can be selected from the eeprom. sampling frequency (fs): 100hz (default); 1 khz; 2 khz; 10.24khz regulator constant voltage generator circuit to drive the sen sor. the drive voltage can be selected from the eeprom depending on the supply vo ltage being used. drive voltage: 4.0v @vdd: 5v10% (default); 2.0v @v dd: 2.2 to 3.6v pressure detector pressure detection circuit and self-diagnosis circuit. the pressure range can be selected depending on the eeprom data for the pressure detector. ? pressure above a certain value is detected (determined by threshold). ? pressure below a certain value is detected (determined by inverted threshold). ? pressure above or below a certain value is detected (determined both by a threshold and an inverted threshold). the det pin goes high when the detected pressure exceeds the threshold. the detection threshold value can be set by entering it via the pth pin or using the eepro m data in the AK8996. note that upon powering up and exiting standby (stbyn pin from low to high) the precise pressure cannot be determined until th e vout pin output settles, depending on the setup and external capacitance value of the vo pin. the self- diagnostic circuit ensures that the output (vout pin) produces a given value by fixing the vp and vn pins at half of vdd upon power-up, or only at initial operation immediately after exiting the standby mode. in the event of any anomalies, signals go high at the det pin. to reset the self- diagnostic circuit, set the stbyn low or recycle the power. bear in mind that the self-diagnostic circuit does not detect all of the fai lure modes of the AK8996.
[AK8996/w] ms1055-e-02 2011/12 8 reference section & others block functions v_bandgap (vbg) v_reference (vref) i_reference (iref) generates the reference voltage or bias current req uired for each circuit. adjust the vref voltage so that it is equivalent to 1.0v. vref voltage adj. resolution: 3-bits adj. step: 1% step adjust the iref current so that it is equivalent to 20a. iref current adj. resolution: 4-bits adj. step: 2.7% steps typically oscillator (osc) oscillator to generate timing sync signals for inte rnal operation and sampling frequencies for sensor output signals. adjust the o scillating frequency to 1024khz. osc adj. resolution: 4-bits adj. step: 5% steps v_temp. (vtmp) temperature sensor for converting the ambient tempe rature to voltage. adjust the temperature sensor output voltage (vtmp voltage) so that it is equivalent to vref voltage at 25oc. vtmp voltage adj. resolution: 6-bits adj. step: 0.2% (0.67 c) steps v_common (vcom) generates an alog circuit reference voltage 1/2vdd. connect 10nf capacitance to this pin for stabilization. since the output cannot drive current, do not conne ct a resistive load. the internal power-up circuit causes it to start up within the settling time for stable analog operation (start up valid time). power on delay (podly) upon power-up or exit from standby mode (low to hig h at the stbyn pin), this circuit generates the settling time for stable anal og operation using the internal power up circuit. this circuit oversees the startup time for vref or iref and disables the osc to prevent improper operation. whe n the s ettling time for stable analog operation expires, the osc is enabled. start up the supply voltage within 200 sec (0.8*vd d<). if power-up is not start ed within 200 sec, the AK8996 may enter the test mode . note that the AK8996 may not function properly in the test mode (for the description of the function, refer to the functional description 9) note on the AK8996 power-up ). when recycling the power with the vdd pin and stbyn pin interconnected, it should be monitored to ensure that the supply voltage is below 0.1*vdd to enable the power-on reset. serial i/f serial interface for accessing eeprom. eeprom & control register eeprom and control register (volatile memory). used to store compensation values and measurement m odes and to set up the measurement modes for adjustment.
[AK8996/w] ms1055-e-02 2011/12 9 pin assignments and functions pad name i/o c load max. r load min. type comments 1 vsso o gnd 2 vp i analog 1k vdd > 2.7v 3 vs o 30pf 3k analog vdd > 2.2v 4 vn i analog 5 stbyn i cmos schmitt trigger input connected to vdd when not in use. 6 cs i cmos pull-down resistor (100k ) included 7 sclk i cmos pull-down resistor (100k ) included 8 sdi/o i/o cmos pull-down resistor (100k ) included 9 det o cmos 10 vss gnd 11 vdd power 12 nc do not connect 10k vdd > 2.7v 13 vout o 50pf 20k analog vdd > 2.2v 14 vo o 3f analog due to the internal 32k output resistor, resistive load connection is prohibited 15 pth i analog 16 agnd o analog 10nf connection; resistive load connection prohibited
[AK8996/w] ms1055-e-02 2011/12 10 pin descriptions pin conditions det: h pad name functions stbyn: l eout[0]: l eout[0]: h start up note) 1 vsso reference voltage output pin - - - - 2 vp sensor differential signal input pin (+ve) hi-z hi-z 3 vs constant voltage supply pin for sensor drive hi-z hi-z 4 vn sensor differential signal input pin (-ve) hi-z hi-z 5 stbyn standby pin ("l": standby) vss vdd vdd vdd 6 cs chip select pin - - - - 7 sclk serial clock pin - - - - 8 sdi/o data i/o pin - - - - 9 det output pin for pressure detection (high at detection) and output pin for abnormal self-diagnostic detection (high at detection) vss vdd vdd vss 10 vss reference voltage pin - - - - 11 vdd + power supply pin - - - - 12 nc - - - - 13 vout sensor signal pin hi-z hi-z agnd 14 vo capacitance connection pin for sensor signal band-limiting hi-z agnd 15 pth pin for pressure detection and self-diagnosis threshold input - - - - 16 agnd analog ground with external capacitance for stabilization hi-z agnd note) see "operation sequence."
[AK8996/w] ms1055-e-02 2011/12 11 level diagram vp vn g1 g=5 g2(d2s) g=1 g3 g=0.5*2.5 s/h1 g=2 lvs=0.1*vdd - 0.9*vdd s/h2 g=1 r=32k vo buf g=4 vout bufg=2 - 4 ing=2 - 18 level shift 0.5*vdd vp-vn=80mv +/-200mv 400mv 500mv 200mv 0.1*vdd 1000mv 1) level shift : 0.1*vdd, pressure : positive 4000mv g=4 1000mv level shift 0.5*vdd vp-vn=80mv 0.9*vdd 2) level shift : 0.9*vdd, pressure : negative +/-200mv 400mv 500mv 200mv 1000mv level shift 1000mv 4000mv g=4 0.5vdd 400mv 3) level shift : 0.5*vdd, pressure : positive & negat ive 2000mv g=2 +/-200mv 200mv 500mv 1000mv
[AK8996/w] ms1055-e-02 2011/12 12 electrical characteristics 1) absolute maximum ratings item symbol min. max. units comments supply voltage vdd -0.3 6.5 v input voltage vdin vss-0.3 vdd+0.3 v input current iin -10 10 ma output current iout -10 10 ma storage temp. tst -55 125 c eeprom retention characteristics < 105oc note) operation at or beyond these limits may resul t in permanent damage to the device. 2) recommended operating conditions item symbol min. typ. max. units comments operating temp. ta -40 105 c vdd1 2.2 3.0 3.6 v evd[0]=1 supply voltage vdd2 4.5 5.0 5.5 v evd[0]=0 3) supply voltage current (see functional description) unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol min. typ. note1) max. units comments supply voltage current 0 note ) idd0 1 a at standby supply voltage current 1 note ) idd1 350 450 a sampling frequency: 100hz supply voltage current 2 note ) idd2 250 340 a sampling frequency: 100hz buffer off (ebu[0]=1) supply voltage current 3 note ) idd3 570 680 a sampling frequency: 1khz supply voltage current 4 note ) idd4 820 980 a sampling frequency: 2khz supply voltage current 5 note ) idd5 2550 2850 a sampling frequency: 10.24khz note ) at the time of measurement, a 3k resistor load is applied to the vs pin, no load is applied to the vo&vout pin, and agnd is applied to the vp&vn pin. note1) supply voltage current when vdd = 5.0v (evd[0]=0). 4) eeprom characteristics unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol min. typ. max. units eeprom write voltage evdd 2.7 v eeprom write temp. eta -40 85 c eeprom endurance etime 1000 times eeprom data retention time ehold 10 years
[AK8996/w] ms1055-e-02 2011/12 13 5) digital dc characteristics unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol pin conditions min. typ. max. units high level input voltage vih 1, 2 0.7*vdd - - v low level input voltage vil 1, 2 - - 0.3*vdd v high level input current 1 iih1 1 +10 - +200 a high level input current 2 iih2 2 -10 - +10 a low level input current iil 1, 2 -10 - +10 a high level output voltage voh 3 ioh= -200a 0.9*vdd - - v low level output voltage vol 3 iol= +200a - - 0.1*vdd v 1 sdi(/o), sclk, cs (integrated 100k pull-down resistor ) 2 stbyn (schmitt trigger) 3 sd(i/)o, det 6) digital ac characteristics unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol min. typ. max. units write time (eeprom address write) twr_eep1 5 100 msec write time (eeprom batch write) twr_eep1 10 100 msec write time (register) twr_reg 300 nsec cs setup time tcs 100 nsec data setup time ts 100 nsec data hold time th 100 nsec sclk high time twh 500 nsec sclk low time twl 500 nsec sclk sdo delay time td 200 nsec idle time ti 100 nsec sclk rising time note) tr 10 nsec sclk falling time note) tf 10 nsec note) design reference value; no production test performed. [serial i/f timing (read) ] [sclk raising/falling timing] tr tf 0.7vdd 0.3vdd sclk [serial i/f timing (write)] sdi/o sclk cs tcs ts th twh twl 16 1 d0 ti twr_eep1/2, twr_reg a0 sdi/o sclk cs td td hi-z hi-z a0 d0 d7 16 8 9
[AK8996/w] ms1055-e-02 2011/12 14 7) power-up and standby exit time unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol min. typ. max. units comments power-up time tvdd 200 sec see functional description 9) note on the AK8996 power-up standby exit time tvdst 10 nsec standby rise time tstbr 10 nsec standby fall time tstbf 10 nsec tidle1 1 msec standby valid time tidle2 30 msec vdd pin voltage<0.1*vdd vout output rise time tvout 20 sec vo pin external capacitance<0.1f agnd output rise time tvgnd 150 250 sec agnd pin external capacitance: 10nf tenable1 280 465 sec settling time for stable analog operation tenable2 350 495 sec note) design reference value; no production test performed. 8) pressure determination circuit (pressure judge) unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol conditions min. typ. max. units comments pressure judge threshold vjudi unadjusted am[3:0]:9h det output 0.48*vdd 0.5*vdd 0.52*vdd v det pin vjud+ with respect to vjudi max: epjlv[9:0]=23eh 0.95*vdd v det pin pressure judge threshold adjustment range vjud- with respect to vjudi min: epjlv[9:0]=1c2h 0.05*vdd v det pin adj. step vjstp 0.001 *vdd v det pin vdd pin v oltage 0.8*vdd tstbr stbyn pin voltage 0.7*vdd tvdst 0.3*vdd tenable2 normal operation stbyn pin used 0.7*vdd 0.3*vdd tstbf 0.7*vdd tidle1 vdd pin voltage (=stbyn pin voltage) vout pin voltage agnd pin voltage 0.8*vdd tvdd 0.1*vdd tenable1 tvout 0.5*vdd stbyn pin unused (stbyn=vdd) note) tvgnd 0.45*vdd 0.5*vdd note) when recycling the power with the vdd and stbyn pins connected, ensure that the supply voltage is below 0.1*vdd to enable the power on reset. 0.8*vdd 0.1*vdd normal operation tidle2 0.45*vdd hi-z output ref. voltage= pressure judge threshold vout selected registers st2p, st1ps, st1p st2n, st1ns, st1n st2n, st1ns, st1n
[AK8996/w] ms1055-e-02 2011/12 15 9) pressure detector unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol conditions min. typ. max. units comments vdeto5+ eint1[1:0]=01 eint2[0]=0 vdd=5v5% 0.5*vdd 0.95*vdd v pressure detection threshold external input range vdeto3+ eint1[1:0]=01 eint2[0]=0 evd[0]=1 vdd=2.2 - 3.6v 0.5*vdd 0.90*vdd pressure detection threshold internal set value vdeti unadjusted am[3:0]:5h det out eint1[1:0]=01 eint2[0]=1 0.72*vdd 0.74*vdd 0.76*vdd v vdet5+ with respect to vdeti max: ept[3:0]=7h vdd=v5% 0.95*vdd v vdet3+ eint1[1:0]=01 eint2[0]=0 evd[0]=1 ept[3:0]=6,7h prohibited vdd=2.2 - 3.6v 0.89*vdd pressure detection threshold internal set value adjust. width vdet- with respect to vdeti min: ept[3:0]=8h 0.50*vdd v adjust. step vdstp 0.03*vdd v hysteresis voltage vhysi unadjusted am[3:0]:7h det out eint1[1:0]=01 0.008 *vdd 0.020 *vdd 0.032 *vdd v vhys+ with respect to vhysi max: ehys[2:0]=0h 0.0 v hysteresis voltage adjust. width vhys- with respect to vhysi min: ehys[2:0]=7h -0.0175 *vdd v adjust. step vhstp -0.0025 *vdd v pressure detection time tdetr eint1[1:0]=01 450 600 sec pressure non-detection time tdetf eint1[1:0]=01 450 600 sec tasdis+ eas[2:0]=7h esf[1:0]=3h eint1[1:0]=01 12.5 msec pressure detector disable time adjust. width tasdis- eas[2:0]=0h esf[1:0]=3h eint1[1:0]=01 0.1 msec tdetr pth 0.5*vdd vout det 0.5*vdd tdetf vhys
[AK8996/w] ms1055-e-02 2011/12 16 10) self-diagnostic circuit unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol conditions min. typ. max. units comments self-diagnostic normal operation judgment range vself eint1[1:0]=10 0.48*vdd -0.1 0.52*vdd +0.1 v self-diagnostic detection time tself eint1[1:0]=10 450 600 sec 11) analog characteristics 11-1) reference section 11-1-1) reference section characteristics unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol conditions min. typ. max. units comments vref voltage vr0 unadjusted am[3:0]:1h det out 0.97 1.0 1.04 v vr+ with respect to vr0 max: evr[2:0]=3h +30 mv vref adj. width vr- with respect to vr0 min: evr[2:0]=4h -40 mv vref adj. step vrstp 10 mv vs51 after vref adj. vs pin out load resistance: 3k 3.88 4.00 4.12 v vs52 load resistance: 1k 3.88 4.00 4.12 vdd>2.7v vs31 after vref adj. vs pin out load resistance: 3k 1.94 2.00 2.06 v vs voltage vs32 load resistance: 1k 1.94 2.00 2.06 vdd>2.7v iref current ir0 unadjusted am[3:0]:2h det out 16.15 20 24.98 a ir+ with respect to ir0 max: eir[3:0]=7h +4.81 a iref adj. width ir- with respect to ir0 min: eir[3:0]=8h -3.40 a iref adj. step irstp 0.547 a osc freq. fr0 unadjusted am[3:0]:3h det out 768 1024 1288 khz fr+ with respect to fr0 max: efr[3:0]=4h 204.8 khz osc adj. width fr- with respect to fr0 min: efr[3:0]=ch -204.8 khz osc adj. step frstp 51.2 khz
[AK8996/w] ms1055-e-02 2011/12 17 11-1-1) reference section characteristics (continue d) unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol conditions min. typ. max. units comments vtmp voltage vt0 unadj. (temp = 25 c) am[3:0]:4h det out 0.936 1.0 1.062 v vt0+ with respect to vt0 max: etm[5:0]=1fh +62 mv vtmp adj. width vt0- with respect to vt0 min: etm[5:0]=20h -64 mv vtmp adj. step vt0stp 2.0 mv vtmp temp variation vt temp = -40 to 105 c 3.0 mv/ c note) agnd voltage vag 0.5*vdd -0.06 0.5*vdd 0.5*vdd +0.06 v note) design reference value; no production test performed. 11-1-2) reference section (packaged version only) c haracteristics (note) unless otherwise specified, vdd = 4.5 to 5.5v, temperature = -40 to 105oc item symbol conditions min. typ. max. units comments vref voltage vr0p am[3:0]:1h det out 0.99 1.0 1.01 v after adj. vs51p load resistance: 3k 3.88 4.00 4.12 v after adj. vs voltage vs52p load resistance: 1k 3.88 4.00 4.12 after adj. iref current ir0p am[3:0]:2h det out 18 20 22 a after adj. osc freq. fr0p am[3:0]:3h det out 921.6 1024 1126.4 khz after adj. vtmp voltage vt0p am[3:0]:4h det out 0.994 1.0 1.006 v after adj. @25 c note) factory default adjustment is referenced to 5 v mode (evd[0]=0). if 3v mode (evd[0]=1) is used, readjustment is required 11-2) gain amplifier and other blocks unless otherwise specified, the following requireme nts apply. ? reference section is complete with adjustment. ? for supply voltage of 5v (3v), the level diagram includes g1 gain of 5x, level shi ft 0.1*vdd and buff gain of 4x (see level diagram 1) and the output voltage 4000mv (2000mv) is set as 100% based on a differential input of 80mv (40mv). 11-2-1) overall characteristics unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol conditions min. typ. max. units comments std. gain gtyp vp/vn vout 50 times input common voltage vicom 0.45vs 0.5*vs 0.55vs v output common voltage vcom0 vp/vn vout vp=vn=0.5*vs 0.1*vdd v vmax+ 0.9*vdd v max. output range vmax- vp/vn vout vp-vn=vss or vdd 0.1*vdd v non-input noise nout vp/vn vout vp=vn=open vo external capacitance: 10nf 1,000 vrms @1hz - 100khz note) note) value for 50x nominal gain. design reference value; no product ion test performed.
[AK8996/w] ms1055-e-02 2011/12 18 11-2-2) g1/2 gain adjustment circuit unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol conditions min. typ. max. units comments measurement in test mode vg10 vp-vn=80mv vdd=5v5% eig[2:0]=0h, eig[3]=0 145 160 175 mv unadjusted g1/2 output voltage vg02 vp-vn=40mv vdd=2.2 - 3.6v eig[2:0]=0h, eig[3]=0 evd[0]=1 73.0 80 87.0 mv g1sc+ eig[2:0]=7h 9 times g1 adjustment range g1sc- eig[2:0]=0h 2 times adj. step g1sc stp 1 times g2sc+ eig[3]=1 2 times g2 adj. g2sc- eig[3]=0 1 times 11-2-3) offset voltage adjustment circuit unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol conditions min. typ. max. units comments measurement in test mode vo01 vdd=5v5% 0.5*vdd C30 0.5*vdd 0.5*vdd +30 mv unadjusted output voltage vo02 vdd=2.2-3.6v evd[0]=1 0.5*vdd C15 0.5*vdd 0.5*vdd +15 mv ocmp+ eoc[10]=0h eoc[9:7]=7h +52.5 % offset rough adj. dac adj. range ocmn+ eoc[10]=1h eoc[9:7]=7h -52.5 % adj. step ocm stp 7.5 % ocl+ eoc[10]=0h eoc[6:0]=3fh +7.875 % offset fine adj. dac adj. range ocl- eoc[10]=1h eoc[6:0]=3fh -7.875 % adj. step ocl stp 0.125 % 11-2-4) span voltage adjustment circuit unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol conditions min. typ. max. units comments measurement in test mode after offset voltage adjus tment vs01 vp-vn=80 mv@5v 480 500 520 mv unadjusted span voltage vs02 vp-vn=40 mv@3v evd[0]=1 240 250 260 mv sc+ esc[8:0]=0ffh 100/36.25 times span adj. range sc- esc[8:0]=100h 100/164 times adj. step sc stp n=-256 - +255 100/(100+0.25*n) times
[AK8996/w] ms1055-e-02 2011/12 19 11-2-5) offset temperature drift & sensitivity temp erature drift adjustment circuit 11-2-5-1) quadratic function generator (a*temp^2+b* temp+c) unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol conditions min. typ. max. units comments measurement in test mode after offset voltage and s pan voltage adjustment a2nd5+ +0.0016 2 nd order coeff. a adj. range 1 a2nd5- -0.0016 adj. step 1 a2nd5 stp vdd=5v5% 1.260e-5 a2nd3+ +0.0008 2 nd order coeff. a adj. range 2 a2nd3- -0.0008 adj. step 2 a2nd3 stp vdd=2.2 - 3.6v 0.630e-5 note) design reference value; no production test performed. 11-2-5-2) offset linear function generator (d*temp+ e) unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol conditions min. typ. max. units comments measurement in test mode after offset voltage and s pan voltage adjustment d2ndo5+ +0.60 1 st order coeff. d adj. range 1 d2ndo5- -0.60 adj. step 1 d2ndo5 stp vdd=5v5% 0.0012 d2ndo3+ +0.30 1 st order coeff. d adj. range 2 d2ndo3- -0.30 adj. step 2 d2ndo3 stp vdd=2.2 - 3.6v 0.00060 note) design reference value; no production test performed. 11-2-5-3) sensitivity linear function generator (d* temp+e) unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regis ter default item symbol conditions min. typ. max. units comments measurement in test mode after offset voltage and s pan voltage adjustment d2nds5+ +0.32 1 st order coeff. d adj. range 1 d2nds5- -0.32 adj. step 1 d2nds5 stp vdd=5v5% 0.000626 d2nds3+ +0.30 1 st order coeff. d adj. range 2 d2nds3- -0.30 adj. step 2 d2nds3 stp vdd=2.2 - 3.6v 0.00060 note) design reference value; no production test performed.
[AK8996/w] ms1055-e-02 2011/12 20 11-2-6) supply voltage & temperature sensitivity va riation adjustment circuit (st & sv) unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol conditions min. typ. max. units comments measurement in test mode after offset voltage and s pan voltage adjustment sv1 unadjusted sv circuit initial operation 5.0 % with respect to target value sensitivity variation characteristics to sup ply voltage sv2 sv circuit 2 nd operation 0.25 % with respect to sv1 st1 unadjusted st initial operation 5.0 % with respect to target value sensitivity variation characteristics to operating temperature st2 st circuit 2 nd operation 0.25 % with respect to st1 11-2-7) lpf, s/h1&2, & buffer unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol conditions min. typ. max. units comments measurement in test mode after offset voltage and s pan voltage adjustment lpf freq. response fc1 40 60 80 khz s/h1&2 gain shg 1.935 2 2.065 times s/h1&2 out pre-adj. error sherr -20 0 20 mv s/h2 output resistance post-adj. error rout 24.6 32 39.4 k bufg+ eog[2:0]=4h 4 times buf gain adj. width bufg- eog[2:0]=0h 2 times adj. step bufgstp 0.5 times 10k rbuf1+ 0.9*vdd v rbuf1- load resistance: 20 k 0.1*vdd v rbuf2+ 0.9*vdd v vdd>2.7v buf output (vout) drive characteristics rbuf2- load resistance: 10 k 0.1*vdd v vdd>2.7v
[AK8996/w] ms1055-e-02 2011/12 21 11-2-8) level shift unless otherwise specified, vdd = 2.2 to 5.5v, temperature = -40 to 105oc, regist er default item symbol conditions min. typ. max. units comments measurement in test mode after offset voltage and s pan voltage adjustment vlv0 unadjusted am[3:0]:9h vs input vo out 0.5*vdd C0.02 0.5*vdd 0.5*vdd +0.02 v vo pin vlvr+ vlv0 reference max: elv[10:6]=1fh 0.890 *vdd v vo pin vlvr- vlvo reference min: elv[10:6]=0fh 0.110 *vdd v vo pin output reference voltage rough adj. width (level shift) vlrstp 0.026 *vdd v vo pin vlvf+ vlv0 reference max: elv[10]=1h, elv[5:0]=3fh 0.0315 *vdd v vo pin vlvf- vlv0 reference min: elv[10]=0h, elv[5:0]=3fh -0.0315 *vdd v vo pin output reference voltage fine adj. width (level shift) vlfstp 0.0005 *vdd v vo pin
[AK8996/w] ms1055-e-02 2011/12 22 operation sequence 1. normal operation timing (pressure detector valid) 00 self-diagnosis off (first time) in itial operation f or stv clk (1=512 kh z) no. status press judge stv 10 30 3 13 start up pj0 stv0 msr st3 p. supply & sens. variation adj. s/h1&2 vout st0 20 1/2*vdd for outpu t ref. voltage vout(1) det approx. 400 sec 0 5 8 18 51 (first) initial operation self-diagnosis off (2nd time & after) normal operat ion for stv clk (1=512khz) no. status press judge 11 31 3 13 pj1 stv1 msr st3 stv p. supply & sens. variation adj. (2nd time & after) normal operation s/h1&2 vout st1 21 vout(n-1) vout(n) det 0 5 8 18 50 51 vdd or stbyn 50 vdd or stbyn pressure measurement period idlin g period 100 hz: 5,070 1 kh z: 462 2 khz: 206 10.24 khz: 0 idling period 100 hz: 5,070 1 khz: 462 2 khz: 206 10.24 kh z: 0 abnormal: h (initial judge)
[AK8996/w] ms1055-e-02 2011/12 23 2. operation timing when the self-diagnosis circuit is valid (pr essure detector valid) 00 self - diagno sis on ( 1 st tim e ) power supp ly vari ation adjusted and sen sitivity variation unadjuste d for s tv clk (1=5 12 khz ) no. status press ju dge stv 10 3 4 4 1 4 start up pj0 stv4 msr4 st4 p. sup ply var. adj. s/h1&2 vout st0 20 outp ut ref. vo ltag e ne ar 1/2 *vdd vout (1) det abnorm al: h a ppro x.4 0 0 s ec 0 5 8 18 5 1 (1st tim e) p. sup ply var ad j., sen s. tem p. var una djusted. self - diagno sis on (2 nd t im e) init ial op e ration fo r stv clk (1=5 12 khz ) no. status press ju dge 1 5 3 0 3 13 pj 0 stv 0 msr st3 stv p. supp ly & se n s var. adj. (2nd tim e) in itial opera tio n, ( 3rd time & a fter ) normal op eration s/h1&2 vout st 5 2 0 vout (n - 1) vout (n) det 0 5 8 18 50 5 1 vdd or stbyn 50 vdd o r stbyn ab normal: h self-diagno sis period pressure m easurem ent period
[AK8996/w] ms1055-e-02 2011/12 24 3. description of operation timing status 3.1 normal operation timing no. state clk operations 00 start up analog circuit settling time for stable o peration. analog reference circuits as vref & iref start up a nd configured output reference voltage is provided at vout pin. 10 st0 clock count start analog circuit startup 20 pj0 clk=5 pressure judge circuit not in operation 30 stv0 clk=8 stv initial operation 3 msr clk=18 output pressure (vp-vn) to vout 13 st3 clk=51 idling with fs=10.24khz setup, no idling and in continuous operation. idling period 100hz 5,070 clk 1khz 482 clk 2khz 206 clk 10.24khz 0 clk 11 st1 clk1=51 or 256 or 512 or 5120 pressure detection operation and analog circuit sta rtup 21 pj1 clk=5+clk1 pressure judge circuit operation (positive/negative pressure determination) 31 stv1 clk=8+clk1 stv normal operation : : : :
[AK8996/w] ms1055-e-02 2011/12 25 3.2 self-diagnostic circuit in operation no. state trigger operations 00 start up analog circuit settling time for stable o peration. analog reference circuits vref & iref start up and configured output reference voltage is provided at vout pin. 10 st0 clock count start analog circuit startup 20 pj0 clk=5 pressure judge circuit not in operation 34 stv4 clk=8 sv initial operation (st not in operatio n) 4 msr4 clk=18 vp&vn pin fixed to 1/2*vs; given valu e output to vout 14 st4 clk=51 self-diagnostic circuit operation & idli ng back to normal operation on completing self-diagnos is in 50 clk. 15 st5 clk=100 analog circuit startup 20 pj0 clk=105 pressure judge circuit not in operation 30 stv0 clk=108 stv initial operation 3 msr clk=118 output pressure (vp-vn=0v) to vout : : : :(same as operation after st3 in 3.1 normal o peration timing)
[AK8996/w] ms1055-e-02 2011/12 26 adjustment sequence main routine power on ( & stbyn : h ) eeprom:on (cadd 00h d[0] set) measurement mode routine ex. ta:25 c note) eeprom address is indicated by add, control register address is indicated by cadd. note2) in case of package, each items are unused. eeprom initialize (add 19h d[7:0] set) note2) offset & span temperature coefficient set (add 04h d[7:0]=7f add 05h d[2:0]=3 add 06h d[7:0]=ff add 07h d[7:0]=7f add 08h d[7:0]=7f add 09h d[2:0]=3 add 0ah d[7:0]=ff add 0bh d[2:0]=3 add 0ch d[7:0]=ff ) ex. pressure:100kpa offset & span temperature coefficient set (add 04h d[7:0]=0 add 05h d[2:0]=0 add 06h d[7:0]=0 add 07h d[7:0]=0 add 08h d[7:0]=0 add 09h d[2:0]=0 add 0ah d[7:0]=0 add 0bh d[2:0]=0 add 0ch d[7:0]=0) vref adjustment routine det pin normal operation set (cadd 00h d[4:1] set) offset rough /fine adjustment routine ex. ta:105 c ex. ta:-40 c offset & span temperature coefficient calculate (add 04h d[7:0] add 05h d[2:0] add 06h d[7:0] add 07h d[7:0] add 08h d[7:0] add 09h d[2:0] add 0ah d[7:0] add 0bh d[2:0] add 0ch d[7:0] set) ex. ta:25 c offset rough/fine adjustment routine note2) iref adjustment routine osc adjustment routine vtmp adjustment routine eeprom:off (cadd 00h d[0] set) span rough /fine adjustment routine eeprom:on (cadd 00h d[0] set) eeprom:off (cadd 00h d[0] set) sensor & AK8996 temperature characteristic measurement routine sensor & AK8996 temperature characteristic measurement routine sensor & AK8996 temperature characteristic measurement routine eeprom:on (cadd 00h d[0] set) eeprom:off (cadd 00h d[0] set) pressure & damage check routine ex. pressure:100kpa power off ex. pressure:0kpa level shift & pressure judge set routine span rough/fine adjustment routine
[AK8996/w] ms1055-e-02 2011/12 27 sub routine note) eepro m addres s is indicated by add, control regist er address is indicated by cadd . supply voltage set (add 17h d[3] set) sampling f req. set (add 17h d[2:1] set) input gain (ga1/2) set (add 0dh d[ 3:0] set) measurement mode routine end buffer o n/o ff set (add 17h d[0] set) press ure j udge set (add 17h d[5:4] set) vref adjustment routine vref adjus tment (add 12h d[2:0] set) vref measurement set (cadd 00h d[4:1] set) vr ef measurement & check vr ef measurement & check iref adjustment routine end i ref meas urement set (cadd 00h d[4:1] set) ok ng ng o k iref adjus tment (add 13h d[3:0] set) iref measurement & chec k end ok ng ng o k iref measurement & c heck
[AK8996/w] ms1055-e-02 2011/12 28 sub routine note) eeprom address is indicated by add, control register addres s is indicated by cadd . vtmp adjustment routine vtmp measurement s et (cadd 00h d[ 4: 1] set) o ffset rough/fine adjus tment routine o ffset adjustment (add 00h d[ 3: 0] & 01h d[6:0] set) offs et meas urement & c heck osc adjus tment routine osc measurement set (cadd 00h d[4:1] set) osc adjus tment (add 14h d[3:0] set) end ok ng ng ok osc meas urement & c heck osc measurement & check vt mp adjustment (add 15h d [5:0] s et) end ok ng ng ok vtmp measurement & check vtmp meas urement & check eepro m:off (cadd 00h d[0] set) eepro m:on (cadd 00h d[ 0] set) end ok ng ng o k offset measurement & check
[AK8996/w] ms1055-e-02 2011/12 29 sub routine not e) eeprom address is indic ated by add, control regist er address is indicat ed by c add . span rough/fine adjustment routine span adjust ment (add 02h d[ 0] & 03h d[ 8: 0] set ) lev el s hift & pressure judge set routine pres sure judge measurement s et (cadd 00h d[4:1] set) pressure judge level measurement & c heck lev el shift set (add 1bh d [4:0] & 1ch d[ 5:0] s et ) end buffer gain s et (add 0eh d[2:0] set) eepro m:o n (cadd 00h d[0] set) eepro m:o ff (cadd 00h d[0] set) press ure j udge level adjust ment (add 1dh d[1:0] & 1eh d[7:0] set) lev el shift measurement & check eeprom: of f (cadd 00h d [0] set ) eepro m:o n (cadd 00h d[0] s et ) end ok ng ng ok span measurement & c heck span measurement & c heck eeprom:off (cadd 00h d[0] set) eeprom: on (cadd 00h d[ 0] set) ok ng ng o k pres sure judge level measurement & check eepro m:o ff (cadd 00h d[0] set ) eepr om: on (cadd 00h d[0] set) ok ng ng ok level shift measurement & c heck
[AK8996/w] ms1055-e-02 2011/12 30 sub routine note) eeprom address is indicated by add , control register address is indicated by cadd. function on/of f set (add 18h d[4: 3] set) function select (add 18h d[2] set) lev el function set (add 18h d[1:0] set) pressure & damage check routine end pres sure lev el set (add 10h d[3:0] set) d[4:3] : 1, 3h d[2] : 1h d[ 2] : 0h pressure lev el check (cadd 00h d[4:1] set ) vo ut output control (add 18h d[5] set) pressure level set (add 11h d[ 2:0] & 0fh d [2:0] s et) eepr om:on (cadd 00h d[ 0] set) sensor temperature offset voltage meas urement sensor & AK8996 temperature charac teris tic meas urement routine ex. press ure:0kpa sensor temperature posit ive span v oltage meas urement ex. pres sure:100kpa ex. press ure:-100k pa sensor temperature negative s pan voltage meas urement ex. pressure: 0k pa cadd 01h d[3,2] set cadd 01h d[ 5: 4, 3, 2, 1:0] set AK8996 2 nd order temperat ure offset voltage measurement cadd 01h d[1:0] set AK8996 1 st order temperat ure offset voltage measurement cadd 01h d[5:4, 3, 2, 1:0] set AK8996 2 nd order t emperature span voltage measurement cadd 01h d[1:0] set AK8996 1 st order t emperature span voltage measurement end
[AK8996/w] ms1055-e-02 2011/12 31 functional description 1) adjustment procedure description (example) the adjustment procedure for the AK8996 follows (see " adjustment sequence ."). note) when shipped in package form, the adjustments for the items 1-4 below have been completed. it is necessary to read the data (items 1-4 below) from a chip first and after initializing the eeprom, rewrite the readout data. note that depending on th e required accuracy and implementation status, there could be some cases where items 1-4 should be readjusted. the factory default adjustment is with reference to 5v mode (evd[0]=0).if 3v mode (ev d[0]=1) is used, readjustment is required. the eeprom register address is referred to as "addr ess," while the control register (volatile memory) address is referred to as "c address." 1. vref adjustment (completed when shipped in package form) the reference voltage is adjusted to 1.0v. adjustin g the vref voltage also means adjustment of the sensor drive voltage (vs). configuring the adjustment mode 1 register (c addre ss: 00h data am[3:0]:1h) allows the vref voltage to be output at the det pin (see recommende d connection examples for components). 2. iref adjustment (completed when shipped in package fo rm) the reference current is adjusted to 20.0a. configuring the adjustment mode 1 register (c addre ss: 00h data am[3:0]:2h) allows the iref voltage to be output at the det pin (see recommended connec tion examples for components). 3. osc adjustment (completed when shipped in package form) the intermittent operation control clock is adjuste d to 1024khz. configuring the adjustment mode 1 register (c addre ss: 00h data am[3:0]:3h) allows the osc output to be output at the det pin (see recommended connec tion examples for components). 4. vtmp adjustment (completed when shipped in package fo rm) temperature sensor output (vtmp) voltage is adjusted to match the vref voltage. configuring the adjustment mode 1 register (c addre ss: 00h data am[3:0]:4h) allows the vtmp voltage to be output at the det pin (see recommende d connection examples for components). since a quadratic function generator is used to com pensate for the sensor characteristics, the vtmp output should be matched with the vref voltage. 5. offset voltage adjustment the offset voltage for the pressure sensor is adjus ted, including the AK8996 internal error. the offset voltage is adjusted using the offset vol tage rough adjustment register (address: 00h data eoc[10:7]) and offset voltage fine adjustment regist er (address: 01h data eoc[6:0]). since the offset voltage temperature drift is to be compensated for afterwards, the complete adjustment cannot be performed. final readjustment i s required including the level shift voltage error (see section 11).
[AK8996/w] ms1055-e-02 2011/12 32 offset voltage adjustment example eoc[10]: offset voltage rough adjustment sign bit if unadjusted output is more than 0.5*vdd, set eoc[ 10]=0. if unadjusted output is less than 0.5*vdd, set eoc[ 10]=1. eoc[9:7]: offset voltage rough adjustment: adjust i n 300mv steps (@vdd: 5v). when eoc[10] = 0, adjust within -150 to +150mv (0.5 *vdd reference). when eoc[10] = 1, adjust within -150 to +150mv (0.5 *vdd reference). eoc[6]: offset voltage fine adjustment sign bit if unadjusted output is more than 0.5*vdd, set eoc[ 6]=0. if unadjusted output is less than 0.5*vdd, set eoc[ 6]=1. eoc[5:0]: offset voltage fine adjustment: adjust in 5mv steps (@vdd: 5v). for example, when eoc[6] = 0 and the rough adjustment result is -150mv, set 30 dec = 1e hex. when eoc[6] = 1 and the rough adjustment result is +150mv, set 30 dec = 1e hex. fine-tune the offset to within 2.5mv (@vdd: 5v). 6. output span voltage adjustment the output span voltage for the connected pressure sensor is adjusted, including the AK8996 inherent error. the output span voltage is adjusted using the outpu t span voltage adjustment register (address: 02h data esc[8], address: 03h data esc[7:0]). since the sensitivity temperature drift is to be com pensated for afterwards, the complete adjustment cannot be performed. final readjustment is required, including the level shift voltage error (see section 12). output span voltage adjustment example when the output is 2400mv (@vdd: 5v), set esc[8:0] = 160 dec. 2400 [mv]*100/60 = 4000 [mv] when the output is 5600mv (@vdd: 5v), set esc[8:0] = -160 dec. 5600 [mv]*100/140 = 4000 [mv] fine-tune the above output span voltage error so th at it is within 5mv (@vdd: 5v).
[AK8996/w] ms1055-e-02 2011/12 33 7. secondary characteristics adjustment for pressure se nsor & AK8996 offset and sensitivity temperature specific procedures for adjusting the pressure sens or's temperature drift (secondary characteristics) follow the sequence illustrated on this page. note) for enhanced adjustment accuracy, make an adj ustment for both maximum operation temperature and minimum operation temperature. secondary temperature characteristics for pressure sensor offset and sensitivity as shown in this equat ion can be cancelled out with the AK8996's correspondin g characteristics. secondary temperature characteristics for pressure s ensor offset and sensitivity vsen (t): vsen (t) = t^2+t+ secondary temperature characteristics for AK8996 off set and sensitivity vic (t): vic = [(g*a)t^2+(g*b)t+(g*c)] +[dt+e] =(g*a)t^2+(g*b+d)t+(g*c+e) quadratic function linear function in order to cancel the secondary temperature charac teristics, the following measurements should be conducted for at least three different temperatures (e.g., 25oc, -40oc, +105oc). gain amp.1 gain amp.2 gain amp.3 vn stv vp 2nd order function generation block offset temp. +/- gain temp. ocr, ocf ing scs, sc +40mv -40mv 0.5*vs insw[1:0] otsw[0] stsw[0] ac[1:0] 2nd[1:0] ot2, ot1s, ot1 st2p, st2n, st1ps, st1p, st1ns, st1n 2nd order function generation block 2nd[1:0] 2 nd order characteristic generator temperature sensor 2 nd order characteristic tuning 1 st order characteristic tuning eot1[9:0] eot2[7:0] est1p[9:0] est1n[9:0] est2p[7:0] est2n[7:0]
[AK8996/w] ms1055-e-02 2011/12 34 7.1 pressure sensor offset temperature drift measureme nt configure adjustment mode 2 register (c address: 01 h data insw[1:0]:0h, data otsw[0]:1h, data stsw[0]:1h). measure the vout pin voltage at a pressure of 0kpa. 7.2 pressure sensor sensitivity temperature drift me asurement configure adjustment mode 2 register (c address: 01 h data insw[1:0]:0h, data otsw[0]:1h, data stsw[0]:1h). measure the vout pin voltage (vp72) at pressure e.g. , +100kpa. as necessary, measure the vout pin voltage at press ure e.g., -100kpa. 7.3 AK8996 offset secondary temperature characteristics measurement (g*at^2+g*bt+g*c) configure adjustment mode 2 register (c address: 01 h data insw[1:0]:1h, data otsw[0]:0h, data stsw[0]:1h, 2nd[1:0]:1h). measure the vout pin voltage. 7.4 AK8996 offset primary temperature characteristics measurement (dt + e) configure adjustment mode 2 register (c address: 01 h data insw[1:0]:1h, data otsw[0]:0h, data stsw[0]:1h, 2nd[1:0]:2h). measure the vout pin voltage. 7.5 AK8996 sensitivity secondary temperature characterist ics measurement (g*at^2+g*bt+g*c) configure adjustment mode 2 register (c address: 01 h data insw[1:0]:2h, data otsw[0]:1h, data stsw[0]:0h, 2nd[1:0]:1h). measure the vout pin voltage. 7.6 AK8996 sensitivity primary temperature character istics measurement (dt + e) configure adjustment mode 2 register (c address: 01 h data insw[1:0]:2h, data otsw[0]:1h, data stsw[0]:0h, 2nd[1:0]:2h). measure the vout pin voltage. 8. calculating the secondary characteristics from the sec tion 7 measurement results calculate off, off and off values from the pr essure sensor offset temperature measurement results. calculate ga, ga, and ga values from the pres sure sensor sensitivity temperature measurement results. values for g*a, g*b+d and g*c+e are known from the AK8996 temperature drift measurement results. zero order coefficient and g*c + e are already adj usted in sections 5 and 6, so no further adjustment is required here. for offset and sensitivity, make an adjustment to achieve = g*a. make an adjustment to achieve = g*b + d.
[AK8996/w] ms1055-e-02 2011/12 35 explanations for "calculating sensitivity temperatur e characteristics 2 nd order coefficients", "offset temperature secondary characteristics calculation e xample" and "sensitivity temperature secondary characteristics calculation example." are described in the following section. calculating sensitivity temperature characteristics 2 nd order coefficients the difference between the values measured at the v out pin for three temperature points and the reference values at the reference voltage (vbase = 0.8 v) is calculated to obtain the following coeffi cients for the sensitivity: sensor: ga, ga, ga AK8996: a, b, c (quadratic function output), d, e ( linear function output) for example, assume: sensitivity temperature drift measurement result for a sensor alone: vsenc (25oc), vsenn (low temp), vsenp (hi gh temp) sensitivity temperature drift measurement result for AK8996: vicc2 (25oc), vicn2 (low temp), vicp2 (high t emp) quadratic function vicc1 (25oc), vicn1 (low temp), vicp1 (high temp) linear function note) these values are for the span from which the o ffset voltages are subtracted for each temperature. 1) the gain values (gc, gn, gp) for compensating th e sensitivity temperature drift are obtained from t he sensitivity temperature drift results of a sensor a lone: gc=vsenc/vsenc=1, gn=vsenc/vsenn, gp=vsenc/vsenp for the gain values (gc, gn, gp) obtained, find the voltage that should be output from the AK8996 quadratic function generator. vsenc1=vbase/gc, vsenn1=vbase/gn, vsenp1=vbase/gp vbase: AK8996's quadratic function generator refere nce voltage (vbase = 0.8v) find the coefficients ( ga, ga, ga) as the seco ndary characteristics of the sensitivity temperatur e drift of a sensor alone from the voltages for vsenc 1, vsenn1 and vsenp1. 2) from the AK8996's sensitivity temperature drift m easurement result, find the gain values (gicc2, gic n2, gicp2) which are compensated for by the quadratic f unction generator. depicted in this example is the AK8996's quadratic function sensitivity temperature drift measurement result (same is also true with that of a linear function). gicc2=vicc2/vicc2=1, gicn2=vicn2/vicc2, gicp2=vicp2 /vicc2 for the gain values (gicc2, gicn2, gicp2) obtained, find the voltage which is output from the AK8996 quadratic function generator. vicc21=vbase/gicc2, vicn21=vbase/gicn2, vicp21=vbas e/gicp2 vbase: AK8996's quadratic function generator refere nce voltage (vbase = 0.8v) find the coefficients (a, b, c) as the secondary cha racteristics of the AK8996's sensitivity temperatur e drift from the voltages for vicc21, vicn21 and vicp 21. in the same way, find the coefficients (d, e) a s the primary characteristics of the AK8996's sensiti vity temperature drift from the voltages for vicc11 , vicn11 and vicp11.
[AK8996/w] ms1055-e-02 2011/12 36 specific calculation examples are described here. offset temperature secondary characteristics calcu lation example (see 5) register description in "serial interface description" section) assume the AK8996's secondary characteristics (quad ratic function and linear function) as: vic=[(g*a)t^2+(g*b)t+(g*c)] +[dt+e] =(g*a)t^2+(g*b+d)t+(g*c+e) quadratic function linear function for example, the contents of an adjustment register corresponding to the sensor's secondary characteristics is measured by: assume the secondary characteristic of the measured sensor is vsen = 0.0003t^2 - 0.0237t+ 0.0. if the temperature secondary characteristic of the measured AK8996's offset voltage is vic2=0.0016t^2 - 0.16t + 0.0 and the primary charac teristic is vic1=0.6t + 0.0, set the coefficient so that the sensor's secondary characteristic is ca nceled out (i.e., AK8996's secondary characteristic becomes vic=-0.0003t^2 + 0.0237t - 0 .0). eot2[7]: second-order coefficient adjustment sign b it for the offset voltage temperature drift to make the measured AK8996's second-order coeffici ent (g*a) positive, eot[7]=0. to make the measured AK8996's second-order coeffici ent (g*a) negative, eot[7]=1. in this example, set "1" because the second-order c oefficient (g*a) is -0.0003. eot2[6:0]: second-order coefficient adjustment bit for the offset voltage temperature drift adjust the coefficient in 0.7874% steps. for example, set eot2[6:0]=103dec and g*a=-0.000302 for the measured AK8996's second-order coefficient (g*a). that is, the AK8996 's secondary characteristic is vic2=-0.000302t^2 + 0.0302t - 0.0. 0.000302=0.0016*|1-0.7874/100*103| 0.0302=0.16*|1-0.7874/100*103| next, adjust the first-order coefficient so that th e AK8996's first-order coefficient (g*b + d) equals +0.0237. eot1[9]: first-order coefficient adjustment sign bi t for the offset voltage temperature drift set eot[9]=0 if the adjustment first-order coeffici ent d is for addition. set eot[9]=1 if the adjustment first-order coeffici ent d is for subtraction. in this example, set "1" because the first-order co efficient (g*b + d) is subtracted from +0.0302 after secondary characteristic adjustment. eot1[8:0]: first-order coefficient adjustment bit f or the offset voltage temperature drift since the first-order coefficient is +0.0237 (=0.03 02-0.0065), set eot1[8:0]=456dec and d=-0.00646. that is, the AK8996's primary chara cteristic is vic1=-0.00646t+0.0. 0.00646=0.6*|1-0.1957/100*456| now the adjustment of the second-order and first-or der coefficients is completed with the adjustment (vic=0.0003t^2-0.0237t+0.0). the zero or der coefficient is, ideally, 0.0, but it could remain as an offset voltage. if that is the case, f ine-tune according to the offset voltage fine adjustment procedure after finishing the offset and sensitivity temperature drift adjustment.
[AK8996/w] ms1055-e-02 2011/12 37 sensitivity temperature secondary characteristics calculation example (see 5) register description in the "serial interface description" section) assume the AK8996's secondary characteristics (quad ratic function and linear function) as: vic=[(g*a)t^2+(g*b)t+(g*c)] +[dt+e] =(g*a)t^2+(g*b+d)t+(g*c+e) quadratic function linear function for example, the content of the adjustment register corresponds to the sensor's secondary characteristic in the positive pressure is measured by: assume the secondary characteristic of the measured sensor is vsen = 0.00051t^2 - 0.2345t + 0.0. if the secondary characteristic of the measured ak8 996's sensitivity temperature is vic2=0.0016t^2 - 0.16t + 0.0 and the primary characteristic is vic 1=0.32t + 0.0, set the coefficient to match the sensor's secondary characteristic (i.e., AK8996's s econdary characteristic becomes vic= 0.00051t^2 - 0.2345t + 0.0). st2p[7]: second-order coefficient adjustment sign b it for the sensitivity temperature secondary characteristics set est2p[7]=0 to make the measured AK8996's second -order coefficient (g*a) positive. set est2p[7]=1 to make the measured AK8996's second -order coefficient (g*a) negative. in this example, set "0" because the second-order c oefficient (g*a) is 0.00051. st2p[6:0]: coefficient adjustment bit for sensitivi ty temperature secondary characteristics adjust the coefficient in 0.7874% steps. for example, set est2p[6:0]=123dec and g*a=0.000503 9 for the measured AK8996's second-order coefficient (g*a). that is, the AK8996 's secondary characteristic is vic2 = 0.0005039t^2 - 0.05039t + 0.0. 0.0005039=0.0016*|1-0.7874/100*123| 0.05039=0.16*|1-0.7874/100*123| next, adjust the first-order coefficient so that th e AK8996's first-order coefficient (g*b + d) equals -0.2345. st1p[9]: first-order coefficient adjustment sign bi t for the sensitivity temperature secondary characteristics set est1p[9]=0 if the adjustment first-order coeffi cient d is for addition. set est1p[9]=1 if the adjustment first-order coeffi cient d is for subtraction. in this example, set "1" because the first-order co efficient (g*b + d) is subtracted from -0.05039 after secondary characteristics adjustment . st1p[8:0] : first-order coefficient adjustment bit for the sensitivity temperature secondary characteristics since a first-order coefficient is -0.2345 (=-0.050 39-0.18411), set est1p[8:0]=354dec and d=-0.18434. that is, the AK8996's primary chara cteristic is vic1=-0.18434t+0.0. now the adjustment of the second-order and first-or der coefficients is completed with the adjustment (vic=0.00051t^2-0.2345t+0.0). the zero o rder coefficient is, ideally, 0.0, but it could remain as a span voltage. if that is the case, fine -tune according to the span voltage adjustment procedure after finishing the offset and sensitivit y temperature drift adjustment.
[AK8996/w] ms1055-e-02 2011/12 38 9. offset voltage fine adjustment adjusts the error caused when the offset voltage te mperature drift are compensated for. offset voltage is adjusted using the offset voltage rough adjustme nt register (address: 00h data eoc[10:7]) and offset voltage fine adjustment register (address: 0 1h data eoc[6:0]). 10. buff gain adjustment adjusts the output buffer gain. the output buffer g ain is adjusted using the buf gain adjustment register (address: 0eh data eog[2:0]). 11. pressure determination threshold and output reference voltage adjustment specific adjustment procedures for the output refer ence voltage are shown based on this block diagram. adjust the pressure determination threshold values (adjust the pressure determination threshold value first, followed by the output reference volta ge). pressure determination threshold values are adjusted using the pressure judgment threshold adju stment registers 1 and 2 (address: 1d, 1eh data: epjlv[9:0]). as shown in the diagram, the buffer circuit and pre ssure judgment circuit are tuned for the pressure determination threshold adjustments. thus, the vo pi n voltage after the pressure determination threshold adjustment is almost equal to 2.5v (@vdd: 5v) as a result of the offset voltage adjustment in section 5. so, after adjusting the pressure dete rmination threshold, some pressure determination threshold values may cause the vout pin voltage to get stuck at the supply voltage. for example, if the pressure determination threshold is adjusted to 1.0v with a supply voltage of 5v eog[2:0]=4hex (set to 4x), the vout pin voltage is 1.0 + 4*(2.5 - 1.0) = 7.0v, stuck at the supply voltage. adjust the output reference voltage. the output refe rence voltage is adjusted using the register for th e output reference voltages rough and fine adjustmen ts (address: 1b, 1ch data: elv[10:0]). first, calculate the adjustment value for the outpu t reference voltage rough adjustment (elv[10:6]). specifically, since it is known that the vo pin vol tage is 2.5v (@vdd: 5v) and the buffer reference voltage is the pressure determination threshold, ca lculate so that the difference between the two values is as small as possible. next, adjust the vo ut pin voltage to the desired output reference voltage using the output reference voltage fine adj ustment (elv[5:0]). s/h2 s/h1 & level shifter pressure judge epjlv[9:0] elv[10:6] elv[5:0] vo 32kohm vout buffer eog[2:0]
[AK8996/w] ms1055-e-02 2011/12 39 12. output span voltage fine adjustment adjusts the error caused when the sensitivity tempe rature drift is compensated for. the output span voltage is adjusted using the output span voltage a djustment register (address: 02h data esc[8], address: 03h data esc[7:0]). 2) finding the vo pin external capacitance (cap) this section explains how the vo pin external capac itance is defined. the requirements for determining the vo pin external capacitance value a re, the stabilization time of the vout pin output voltage on power-up and after exiting the standby m ode (stbyn pin "l" to "h") and sinad (signal/[noise + distortion]). 1. vout pin output voltage stabilization time note that depending on the vo pin external capacita nce values, the measurement values (vout pin voltage) may contain errors upon power-up or after exiting stbyn. stabilization time is not dependent on the sampling clock. here is an example with the aid of a diagram and ta bles. "99.5% settling time (  +  in the figure)" in the table below represents the time required for th e voltage to settle to the output reference voltage x (0.5*vdd in this case) during the period  in the figure and the voltage to settle down to 99 .5% of the output voltage y (0.1*vdd in this case) according t o the pressure applied during the period (  +  in the figure). note) under the conditions where the vo pin has an externa l capacitance of 3f (sampling frequency 100hz), the vout pin voltage will settle down to 16 .4% (0.0815*vdd with respect to the expected 0.5*vdd value) of the output reference voltage duri ng the period  in the figure. the period  in the figure is fixed to 0.3 msec. settling factor a=(1-e^(-0.3[msec]/(560[ ]*3[f]))*100=16.4[%] subsequently, the output voltage will settle to 99. 5% according to the pressure during period  in the figure. during period  in the figure below, the output will settle down t o from 0.0815*vdd to 99.5% of 0.1*vdd in 345.2 msec. settling factor b=(0.995*0.1*vdd-0.164*0.5*vdd)/(0. 1*vdd-0.164*0.5*vdd)*100=97.2[%] settling time d (period  in the figure) =-32[k ]*3[f]*ln(1-b/100)=345.2 [msec] therefore, the settling time up to 99.5% (period  +  in the figure) will be as follows: 99.5% settling time (period  +  in the figure) = 0.3 [msec] + d = 345.5 [msec]
[AK8996/w] ms1055-e-02 2011/12 40 referring to the previous calculation example, dete rmine the stabilization time based on actual requirements: prerequisites: output reference voltage: x output voltage (vout pin): y vo pin external capacitance: cap (cap[f] typ., cap*1.1[f] worst) internal resistance 1: res1 (560[ ] typ., 689.5[ ] worst) vo pin internal resistance 2: res2 (32[k ] typ., 39.4[k ] worst) item c: y>a*x c=99.5[%]; y [AK8996/w] ms1055-e-02 2011/12 41 note) the output reference voltage x (vo pin output) that is settled to during the period  in the diagram, which is dependent on the output reference voltage rough & fine adjustment register (address: 1b, 1ch data: elv[10:0]), is given by: elvr[9: 6] vo pin dec hex bin elvr[10]=0 (*vdd) elvr[10]=1 (*vdd) comments 0 0 0000 0.5 0.5 default 1 1 0001 0.4 0.5 2 2 0010 0.4 0.5 3 3 0011 0.4 0.5 4 4 0100 0.4 0.6 5 5 0101 0.3 0.6 6 6 0110 0.3 0.6 7 7 0111 0.3 0.6 8 8 1000 0.3 0.7 9 9 1001 0.2 0.7 10 a 1010 0.2 0.7 11 b 1011 0.2 0.7 12 c 1100 0.2 0.8 13 d 1101 0.1 0.8 14 e 1110 0.1 0.8 15 f 1111 0.1 0.8 2. vout pin sinad summarized in this table is the relationship betwee n the vo pins external capacitance and sinad. note that the sinad should be 46db or larger if 0.5 % fs adjustment accuracy is required. sinad characteristics sampling freq. vo pin ext. cap cutoff freq. (typical) typical case worst case note) 5f 0.995hz 49.59db 46.39db 3f 1.658hz 45.15db 41.95db 1f 4.974hz 35.61db 32.41db 100hz 100nf 49.74hz 15.73db 12.66db 1f 4.974hz 55.61db 52.41db 100nf 49.74hz 35.61db 32.41db 1khz 10nf 497.4hz 15.73db 12.66db 100nf 49.74hz 55.82db 52.62db 10nf 497.4hz 35.82db 32.62db 1nf 4.97khz 15.93db 12.85db 10.24khz 500pf 9.95khz 10.23db 7.46db note) worst case for external capacitance 10% and lot variations. as mentioned in sections "1. vout pin output voltag e stabilization time" and "2. vout pin sinad", the vo pin external capacitance value should be red uced to decrease the measurement time. for increased sinad, the vo pin external capacitance va lue should be greater. on determining the vo pin external capacitance valu e, the various conditions should be thoroughly reviewed according to the application requirements.
[AK8996/w] ms1055-e-02 2011/12 42 3) pressure detection & determination circuit operation a t power-up and standby exit (stbyn pin "l" to "h") use caution when operating the pressure detection a nd pressure determination circuits on power-up and after exiting the standby mode (stbyn pin "l" t o "h"). 1. pressure detection circuit operation for proper operation of the pressure detection circu it, it is necessary to settle the vout pin output voltage to within 0.5% of the output reference vol tage configured in the "settling time for stable analog operation" (see "operation sequence" section ). the vout pin output voltage settles in the time con stant determined by the 32k internal resistance and vo pin external capacitance. to understand settl ing time, see 2) finding the vo pin external capacitance (cap) . if the cap value is 0.1f or less, the vout pin o utput voltage settles to within 0.5% of the output reference voltage, while with t he use of capacitance greater than 0.1f, errors may be detected because it does not settle to withi n 0.5%. in order to avoid this problem, the pressure detect or should be left disabled for a short time at power-up and at exiting the stbyn mode. calculate t he disable time based on 2) finding the vo pin external capacitance (cap). there is a simplified equation to determine the wo rst-case value: disable time = -39400[ ] * 1.1*c[f] |* ln (1-0.995) 2. pressure detection circuit disable time pressure detection circuit disable time is the time from exit of the settling time for stable analog operation to the pressure detection output. pressur e detection circuit disable time with pressure detection valid and both pressure detectio n and self-diagnosis valid is shown below. 2.1 pressure detection valid (eint1[1:0]=1h) eas[2: 0] pressure detector disable time (msec) dec hex bin fs: 100hz fs: 1khz fs: 2khz fs: 10khz comments 0 0 000 10 1.0 0.5 0.1 default 1 1 001 10 1.0 0.5 0.2 2 2 010 20 2.0 1.0 0.4 3 3 011 60 6.0 3.0 0.8 4 4 100 140 14.0 7.0 1.6 5 5 101 300 30.0 15.0 3.1 6 6 110 620 62.0 31.0 6.3 7 7 111 1260 126.0 63.0 12.5 vdd pressure detector disable time det pin output settling time for stable analog operation
[AK8996/w] ms1055-e-02 2011/12 43 2.2 pressure detection & self diagnosis valid (eint1[1 :0]=3h) eas[2: 0] pressure detector disable time (msec) dec hex bin fs: 100hz fs: 1khz fs: 2khz fs: 10khz comments 0 0 000 10.2 1.2 0.7 0.3 default 1 1 001 10.2 1.2 0.7 0.3 2 2 010 40.2 4.2 2.2 0.6 3 3 011 80.2 8.2 4.2 1.0 4 4 100 160.2 16.2 8.2 1.8 5 5 101 320.2 32.2 16.2 3.3 6 6 110 640.2 64.2 32.2 6.5 7 7 111 1280.2 128.2 64.2 12.7 3. pressure determination circuit operation the settling time for the vout pin voltage is, as wi th the pressure detector, determined by the 32k internal resistor and vo pin external capacitance c . current specifications (c0.1f) do not cause any problem with the pressure determination results , whereas misinterpretation may occur in the pressure determination circuit if a capacitance of more than 0.1f is used. these matters should be carefully considered before use. 4) power consumption current values described in 3) power consumption in the electrical characteristics are those for the average current. the maximum current is shown in the table below. use a power supply with sufficient supply capacity by referring to this table: unit vdd: 3.6v vdd: 5.5v note max. current ma 2.4 3.5 reference value for design vdd det pin output settling time for stable analog operation pressure detector disable time (including self diagnosis time)
[AK8996/w] ms1055-e-02 2011/12 44 5) note on the use of output reference voltage switching cir cuit (level shift) s/h1 & level shift circuit is configured as shown h ere: from this diagram, the switching operation inside th e s/h1 differs between the code setup for elvr[9:6]=0h, elvf[5:0]=00h (register lvr, lvf addre ss 1bh, 1ch) and otherwise. if the data is set up as shown, both switches are turned off, while in other situations they are turned on. in some circumstances, an adjustment step for the f ine adjustment dac on the vo pin or vout pin cannot maintain the monotonicity between the elvf[5: 0]=00h and the other codes. use adequate care, especially when the output reference voltage is set around 0.5vdd. 6) data reproducibility at measuring the temperature drif t AK8996 temperature drift data reproducibility exper iments have been conducted. the experimental result shown here indicates that the a k8996 temperature drift data reproducibility is within 0.3 mv. note that the experimental resul t shown here is for reference: experiment conditions supply voltage: 5v input voltage: 40 mv (=vp-vn) output reference voltage: 0.5*vdd gain: 25 times vo pin external capacitance: 10nf environmental temperature sweep: 25 c -40 c 25 c 125 c 25 c measurement pin: vo pin, vout pin experiment result: the graph shows that the resulti ng variations are within 0.3mv. vout pin vo pin lpf rough adj. dac elvr[9:6] elvf[5:0] elvr[9:6]=0h , elvf[5:0]=0 0h : sw o ff s/h 1 s/h 2 vo r =3 2k le vel shift fine adj. dac
[AK8996/w] ms1055-e-02 2011/12 45 7) offset temperature primary characteristics (compensati on procedure) if the offset temperature drift first order coeffic ient is left over after adjustment of the sensor characteristics, follow the readjustment procedure. ensure that this procedure is conducted before 9. offset voltage fine adjustment . readjustment procedure (see the figure below) 1. on the most recent setup of the adjustment tempe rature (e.g., at 50oc), calculate the coefficient t o be applied to the AK8996. 2. after setup, measure the vout pin voltage (voff50 ) with the pressure set to 0kpa. 3. store the measured value in the memory (e.g., ad dress 16 hex eue[7:0]). 4. restore the temperature to 25oc (last adjustment phase). 5. measure the vout pin voltage (voff25) with the p ressure set to 0kpa. the adjustment procedure is normally completed with the adjustments of the offset voltage, pressure determination threshold, output reference voltage a nd output span voltage fine adjustment. if, however, offset temperature characteristic first-or der coefficient needs to be adjusted, the following adjustments should be performed first: 6. calculate the remaining offset temperature chara cteristic first-order coefficients. remaining offset temperature characteristic 1 st order coeff. = (voff50-voff25)/(50-25)[mv/oc](a) 7. calculate a gradient per step from the offset te mperature drift first-order coefficient (e.g., 0.04[mv/oc]). adjustment code = (a)/0.04 8. apply the calculated adjustment code to the ot1 register (address 06 hex). temperature 50 c 25 c 0 output level for 0 kpa with coeff. being applied output level first set up out p ut l e ve l w it h c o e ff being applied voff50 voff25  fi ne tuning output
[AK8996/w] ms1055-e-02 2011/12 46 8) pressure detector's detection threshold information about the setup of the pressure detecto r's detection threshold and the setup range of the detection threshold based on the mode setup is summ arized. block diagram of the pressure detector: the pressure detector's detection threshold can be set up, as shown in the block diagram, either through the external input (pth pin) or internal se tup (eeprom setup ept[3:0]). selecting the external input or internal setup can be performed u sing the eeprom (eint2[0]). as shown in the block diagram, the pressure detecto r's detection threshold is limited by the setup range depending on the mode setup. setup range limi tations are summarized here; use care when using the pressure detector. eint3 [1:0] symbol mode setup detection threshold setup range 00 int< detect pressure above threshold 0.5*vdd~0.95*vdd @vdd: 5v 01 int> detect pressure below threshold 0.05*vdd~0.5*vdd @vdd: 5v 10 int>< detect pressure either above or below threshold ~(0.5*vdd~0.95*vdd), (0.05*vdd~0.5*vdd)~ @vdd: 5v 11 int<> detect pressure within a certain range (0.5*vdd~0.95*vdd) ~(0.05*vdd~0.5*vdd) @vdd: 5v for example, if eint3[1:0]: 0hex is set, the detectio n threshold range is, as shown in the table, 0.5*vdd to 0.95*vdd @vdd: 5v. this means that setup below 0.5*vdd cannot be achieved, so due consideration must be given when using it. det pth logic threshold eeprom : ept[3:0] -1 vout eint2[0] eint3[1:0] 0.5*vdd< 0.5*vdd> + side comparator - side comparator
[AK8996/w] ms1055-e-02 2011/12 47 9) note on the AK8996 power-up when applying the power to the AK8996, use caution t o the following. on power up the AK8996, keep the rise time below 20 0s (0.1*vdd -> 0.8*vdd). if the rise time on power up exceeds 200s, this section may enter the test mode. the AK8996 may not function properly in the test mode. to exit from the test mo de, reset at the stbyn pin or recycle the power. if the AK8996 cannot be powered up in less than 200 s, connect the stbyn pin to the resistor (r) and capacitor (c) as shown below. determine the resista nce (r) and capacitance (c) values so that the stbyn pin voltage is 0.3*vdd or less when the suppl y voltage reaches the vdd to ensure the AK8996 digital circuit is reset on power up. the following equation is used to calculate the res istance (r) and capacitance (c) values. vstbyn = vdd * [1-exp(-t/r*c)] vstbyn : stbyn pin voltage t : time required to reach vstbyn voltage 10) note on the pressure detection circuit hysteresis vol tage setup use caution to the following when setting up the pr essure detection circuit hysteresis voltage. the hysteresis voltage is normally used as negative with respect to the pressure detection threshold va lue reference. if, however, the hysteresis voltage is s et to a low value (e.g. 0.0025*vdd), the hysteresis voltage may be positive with respect to the pressur e detection threshold reference. in that case, the pressure detection circuit may not function properl y. to avoid the above situations, be sure to adjust the hysteresis voltage in the adjustment phase before using the pressure detection circuit hysteresis vol tage. also note that the hysteresis voltage varies with the supply voltage. the hysteresis voltages for four different supply vo ltages (2.5v, 3.0v, 3.3v, 5v) are shown in the tabl e below. regions in the table where hysteresis voltag e is likely to be inverted are shaded in red and th e regions the voltage is the least likely to be invert ed are shaded in blue. note that the table in the b elow is for reference purpose only; do not use it as being g uaranteed. address : 11 hex d[2:0]=ehys[2:0] ehys[2:0] hysteresis voltage (mv) dec hex bin vdd reference vdd:2.5v vdd:3v vdd:3.3v vdd:5v units 0 0 000 0.0200*vdd -50.00 -60.00 -66.00 -100.0 mv 1 1 001 0.0175*vdd -43.75 -52.50 -57.75 -87.5 mv 2 2 010 0.0150*vdd -37.50 -45.00 -49.50 -75.0 mv 3 3 011 0.0125*vdd -31.25 -37.50 -41.25 -62.5 mv 4 4 100 0.0100*vdd -25.00 -30.00 -33.00 -50.0 mv 5 5 101 0.0075*vdd -18.75 -22.50 -24.75 -37.5 mv 6 6 110 0.0050*vdd -12.50 -15.00 -16.50 -25.0 mv 7 7 111 0.0025*vdd -6.25 -7.50 -8.25 -12.5 mv eeprom & control register serial i/f stbyn r vss vdd c
[AK8996/w] ms1055-e-02 2011/12 48 11) vout output the AK8996 vout output shows four kinds of output wa veforms below according to the condition. please use the AK8996 understanding of those output waveforms may come. no item content description sensitivity temperature variation characteristic (st opera tion) : when temperature changes, vout output shows sawtoot h waveform within st adjustment step, according to the pressure applied. 1 output waveform description sensitivity supply voltage variation characteristic (sv operation) : when supply voltage changes, vout output shows stepwi se waveform within sv adjustment step , according to the pressure applied . 2 output waveform vout(v) temp(oc) st adjustment step -40 105 target voltage supply voltage(v) vout(v) sv adjustment step 4.5 5.5 target voltage
[AK8996/w] ms1055-e-02 2011/12 49 n o item content description vout output time change 1 : when the band is not limited, a vout output shows ste pwise change for every sampling period in the following figures. since its c hange occurs for every sampling period, it can be reduced by using bandwidt h shaping filter. 3 output waveform description vout output time change 2 : when temperature changes slowly to compare with the band-limited time, a vout output shows stepwise change with temperature chang e in the following figures. for example, it occurs when the temperature in a thermo stat chamber changes slowly. 4 output waveform time(msec) vout(v) st or sv 1 step 1 cycle (fs) vout(v) time(min) st 1 step temp temperature change
[AK8996/w] ms1055-e-02 2011/12 50 serial interface description the AK8996 writes data to and reads data from the e eprom and control register (volatile memory) throug h a three-wire synchronous serial interface, consisting of sclk, sdi/o and cs. the serial interface circui t in its input standby state detects the cs high signal and captures data from sdi/o in sync with the rising ed ge of the sclk, and outputs data from sdi/o synchronous with the rising edge of sclk. input data contains three instruction bits (12 - 10), five address bits (a4 - a0) and eight data bits (d7 - d0). provide the dat a in the order of i2 i0 a4 a0 d7 d0. on the write instruction, allow 5msec or more write time for eeprom and 300nsec or more write time for the control register (see twr in 6) digital ac chara cteristics in the electrical characteristics sectio n). for the read instruction, data is written up to 8clk for sc lk (any values are acceptable because the data is ignored) and the data output starting at the rising edge of 9clk is read out. 1) data configuration configuration of data written to or read out throug h the serial interface is shown below. there are 16 specific bits of data in total comprised of three instructio n bits, five address bits and eight data bits. instruction address data i2 i1 i0 a4 a3 a2 a1 a0 d7 d6 d5 d4 d3 d2 d1 d0  data input direction 2) description of instructions instruction codes are summarized below. code note) i2 i1 i0 instruction description 1 1 0 eeprom read (read mode) reads out the data written in the eeprom eeprom write (write mode) writes data to the eeprom. write time (from 16 th sclk rising edge to cs falling edge) requires 5msec or m ore. 1 0 1 eeprom batch write (write mode) if the 19h address is written, input data is writte n to all addresses. write time (from 16 th sclk rising edge to cs falling edge) requires 10msec or more. 0 1 0 control reg. read (read mode) reads out the data written in the control register. 0 0 1 control reg. write (write mode) writes the data to the control register. write time (from 16 th sclk rising edge to cs falling edge) requires 300nsec or more. note) instructions other than this are prohibited.
[AK8996/w] ms1055-e-02 2011/12 51 3) register map 3.1) eeprom register map data note 1) name content address (hex) d7 d6 d5 d4 d3 d2 d1 d0 eoc[10] eoc[9] eoc[8] eoc[7] ocr offset voltage rough adj. 00h 0 0 0 0 eoc[6] eoc[5] eoc[4] eoc[3] eoc[2] eoc[1] eoc[0] ocf offset voltage fine adj. 01h 0 0 0 0 0 0 0 esc[8] scs output span voltage adj. 02h 0 esc[7] esc[6] esc[5] esc[4] esc[3] esc[2] esc[1] esc [0] sc output span voltage adj. 03h 0 0 0 0 0 0 0 0 eot2[7] eot2[6] eot2[5] eot2[4] eot2[3] eot2[2] eot2[1] eot2[0] ot2 offset voltage temp. drift adj. (2 nd order coeff.) 04h 0 0 0 0 0 0 0 0 eot1[9] eot1[8] ot1s offset voltage temp. drift adj. (1 st order coeff.) 05h 0 0 eot1[7] eot1[6] eot1[5] eot1[4] eot1[3] eot1[2] eot1[1] eot1[0] ot1 offset voltage temp. drift adj. (1 st order coeff.) 06h 0 0 0 0 0 0 0 0 est2p[7] est2p[6] est2p[5] est2p[4] est2p[3] est2p[2] est2p[1] est2p[0] st2p sens. temp. drift adj. (2 nd order coeff. +ve) 07h 0 0 0 0 0 0 0 0 est2n[7] est2n[6] est2n[5] est2n[4] est2n[3] est2n[2] est2n[1] est2n[0] st2n sens. temp. drift adj. (2 nd order coeff. -ve) 08h 0 0 0 0 0 0 0 0 est1p[9] est1p[8] st1ps sens. temp. drift adj. (1 st order coeff. +ve) 09h 0 0 est1p[7] est1p[6] est1p[5] est1p[4] est1p[3] est1p[2] est1p[1] est1p[0] st1p sens. temp. drift adj. (1 st order coeff. +ve) 0ah 0 0 0 0 0 0 0 0 est1n[9] est1n[8] st1ns sens. temp. drift adj. (1 st order coeff. -ve) 0bh 0 0 est1n[7] est1n[6] est1n[5] est1n[4] est1n[3] est1n[2] est1n[1] est1n[0] st1n sens. temp. drift adj. (1 st order coeff. -ve) 0ch 0 0 0 0 0 0 0 0 eig[3] eig[2] eig[1] eig[0] ing input gain adj. 0dh 0 0 0 0 eog[2] eog[1] eog[0] bufg buf gain adj. 0eh 0 0 0 eas[2] eas[1] eas[0] as pressure detector disable time adj. 0fh 0 0 0 ept[3] ept[2] ept[1] ept[0] pth pressure detector threshold 10h 0 0 0 0 ehys[2] ehys[1] ehys[0] hys pressure detector comparator hysteresis voltage adj. 11h 0 0 0 evr[2] evr[1] evr[0] vref * vref voltage adj. 12h 0 0 0 eir[3] eir[2] eir[1] eir[0] iref * iref current adj. 13h 0 0 0 0 efr[3] efr[2] efr[1] efr[0] osc * osc frequency adj. 14h 0 0 0 0 etm[5] etm[4] etm[3] etm[2] etm[1] etm[0] vtmp * vtmp adj. 15h 0 0 0 0 0 0
[AK8996/w] ms1055-e-02 2011/12 52 eue[7] eue[6] eue[5] eue[4] eue[3] eue[2] eue[1] eue [0] ue customer data write use 16h 0 0 0 0 0 0 0 0 eac[1] eac[0] evd[0] esf[1] esf[0] ebu[0] mm measurement mode 17h 0 0 0 0 0 0 eout[0] eint1[1] eint1[0] eint2[0] eint3[1] eint3[0] int pressure detection & self-diagnosis mode 18h 0 0 0 0 0 0 eaw[7] eaw[6] eaw[5] eaw 4] eaw[3] eaw[2] eaw[1] eaw[0] aw eeprom batch write mode 19h - - - - - - - - reserved 1ah elv[10] elv[9] elv[8] elv[7] elv[6] lvr out reference voltage rough adj. (level shift rough) 1bh 0 0 0 0 0 elv[5] elv[4] elv[3] elv[2] elv[1] elv[0] lvf out reference voltage fine adj. (level shift fine) 1ch 0 0 0 0 0 0 epjlv[9] epjlv[8] pjlv2 pressure judge threshold adj. 2 1dh 0 0 epjlv[7] epjlv[6] epjlv[5] epjlv[4] epjlv[3] epjlv[2] epjlv[1] epjlv[0] pjlv1 pressure judge threshold adj. 1 1eh 0 0 0 0 0 0 0 0 reserved 1fh note 1) lower line of each data represents the factory settings written to eeprom. note 2) access to addresses other than the above is prohibited. note 3) write "0" to the unused d[7:0]. note 4) for a packaged device, registers marked with * are adjusted before shipment . therefore, defaults are not "0". 3.2) control register (volatile memory) map data note 1) name content address (hex) d7 d6 d5 d4 d3 d2 d1 d0 ac[1] ac[0] am[3] am[2] am[1] am[0] aepen[0] cm1 adjustment mode 1 00h 0 0 0 0 0 0 0 insw[1] insw[0] otsw[0] stsw[0] 2nd[1] 2nd[0] cm2 adjustment mode 2 01h 0 0 0 0 0 0 reserved 02h C 1fh note 1) lower line of each data represents the control register data at power-up and stbyn "l". note 2) access to addresses other than the above is prohibited. note 3) write "0" to the unused d[7:0].
[AK8996/w] ms1055-e-02 2011/12 53 4) serial interface timing diagram [write mode] a4 a3 a2 a1 a0 d7 d0 sdi/o sclk cs 1 4 16 9 twr_eep, twr_reg a4 a3 a2 a1 a0 sdi/o sclk cs 1 4 16 9 [read mode] d7 d0 hi-z hi-z i2 i1 i0 i2 i1 i0
[AK8996/w] ms1055-e-02 2011/12 54 5) register description 5.1) description of eeprom register 5.1.1) adjustment section register offset and span adjustment should be made after mod e setup and adjustment of the reference generator section including vref, iref, osc and vtm p. ***** caution ***** at the time of adjustment, set the eeprom control m ode to eeprom always operating mode (control register address 01 hex aepen[0]:1). a) offset voltage adjustment (register names: ocr, ocf) rough adjustment should be performed first, followe d by a fine adjustment for the offset voltage. the content of the adjustment registers are shown h ere. a-1) offset voltage rough adjustment (ocr) the offset voltage is coarsely tuned. the offset adjustment voltage varies ratiometricall y with respect to the supply voltage. the ratio in the table below is benchmarked to a vo ut output of 4000 mv (@vdd: 5v) as 100% (ratio = (offset voltage @vdd: 5v)/4000[mv]*100[%]) . address: 00 hex d[3:0]=eco[10:7] eoc[9: 7] ratio vdd: 3v vdd: 5v dec hex bin (%) eoc [10]=0 (mv) eoc [10]=1 (mv) eoc [10]=0 (mv) eoc [10]=1 (mv) comments 0 0 000 0.00 0 0 0 0 default 1 1 001 7.50 150 -150 300 -300 2 2 010 15.00 300 -300 600 -600 3 3 011 22.50 450 -450 900 -900 4 4 100 30.00 600 -600 1200 -1200 5 5 101 37.50 750 -750 1500 -1500 6 6 110 45.00 900 -900 1800 -1800 7 7 111 52.50 1050 -1050 2100 -2100
[AK8996/w] ms1055-e-02 2011/12 55 a-2) offset voltage fine adjustment (ocf) the offset voltage is fine-tuned. the offset adjustment voltage varies ratiometricall y with respect to the supply voltage. the ratio in the table below is benchmarked to a vo ut output of 4000mv (@vdd: 5v) as 100% (ratio = (offset voltage @vdd: 5v)/4000[mv]*100[%]) . address: 01 hex d[6:0]=eco[6:0] eoc [5:0] ratio vdd: 3v vdd: 5v dec hex bin (%) eoc [6]=0 (mv) eoc [6]=1 (mv) eoc [6]=0 (mv) eoc [6]=1 (mv) comments 0 00 000000 0.0000 0 0 0 0 default 1 01 000001 0.1250 2.5 -2.5 5 -5 : : : : : : : 10 0a 001010 1.2500 25.0 -25.0 50 -50 11 0b 001001 1.3750 27.5 -27.5 55 -55 : : : : : : : 20 14 010100 2.5000 50.0 -50.0 100 -100 21 15 010101 2.6250 52.5 -52.5 105 -105 : : : : : : : 30 1e 011110 3.7500 75.0 -75.0 150 -150 31 1f 011111 3.8750 77.5 -7.5 155 -155 : : : : : : : 40 28 101000 5.0000 100.0 -100.0 200 -200 41 29 101001 5.1250 102.5 -102.5 205 -205 : : : : : : : 50 32 110010 6.2500 125.0 -125.0 250 -250 51 33 110011 6.3750 127.5 -127.5 255 -255 : : : : : : : 62 3e 111110 7.7500 155.0 -155.0 310 -310 63 3f 111111 7.8750 157.5 -157.5 315 -315
[AK8996/w] ms1055-e-02 2011/12 56 b) output span voltage adjustment (register names: scs, sc) adjusts the span voltage. the magnification factor in this table represents a n adjustment factor benchmarked to a vout output of 4000mv (@vdd: 5v) as 1 (factor) = 100[%]/100[%]. the output and sensitivity describes the adjustable output voltages with the assumed reference output (2v@vdd: 3v, 4v@vdd: 5v) when esc[8:0] = 0 d ec. address: 02 hex - 03 hex d[8:0]=esc[8:0] esc[8:0] magnification vdd: 3v vdd: 5v dec hex bin (factor) output (mv) sens. (factor) output (mv) sens. (factor) comments -256 100 100000000 100/164.00 1220 30.488 2439 30.488 -255 101 100000001 100/163.75 1221 30.534 2443 30.534 : : : : : : : : -160 160 101100000 100/140.00 1429 35.714 2857 35.714 -159 161 101100001 100/139.75 1431 35.778 2862 35.778 : : : : : : : : -41 1d7 111010111 100/110.25 1814 45.351 3628 45.351 -40 1d8 111011000 100/110.00 1818 45.455 3636 45.455 : : : : : : : : -2 1fe 111111110 100/100.50 1990 49.751 3980 49.751 -1 1ff 111111111 100/100.25 1995 49.875 3990 49.875 0 000 000000000 100/100.00 2000 50.000 4000 50.000 default 1 001 000000001 100/99.75 2005 50.125 4010 50.125 2 002 000000010 100/99.50 2010 50.251 4020 50.251 : : : : : : : : 40 028 000101000 100/90.00 2222 55.556 4444 55.556 41 029 000101001 100/89.75 2228 55.710 4457 55.710 : : : : : : : : 159 09f 010011111 100/60.25 3320 82.988 6639 82.988 160 0a0 010100000 100/60.00 3333 83.333 6667 83.333 : : : : : : : : 254 0fe 011111110 100/36.50 5479 136.99 10959 136.99 255 0ff 011111111 100/36.25 5517 137.93 11034 137.93
[AK8996/w] ms1055-e-02 2011/12 57 c) offset voltage temperature drift adjustment adjusts the offset voltage temperature secondary ch aracteristics inherent to a sensor and the AK8996. after performing the offset voltage adjustm ent at 25oc, use the register's offset voltage temperature characteristic coefficients for adjustm ent so that the absolute values of the AK8996's coefficient are matched to those of the sensor's co efficient. (see 1) adjustment procedure description in "functional description" in the "adj ustment sequence" section) c-1) offset voltage temperature drift 2 nd order coefficient adjustment (register name: ot2) address: 04 hex d[7:0]=eot2[7:0] eot2[6:0] ratio eot2[7]:0 eot2[7]:1 dec hex bin (%) vdd: 5v / 3v vdd: 5v / 3v comments 0 00 0000000 100.000 0.00160000 /0.00080000 -0.00160000 /-0.00080000 default 1 01 0000001 99.213 0.0015874 /0.0007937 -0.0015874 /-0.0007937 .. 16 10 0010000 87.402 0.00139842 /0.00069921 -0.00139842 /-0.00069921 .. 32 20 0100000 74.803 0.00119685 /0.000598425 -0.00119685 /-0.000598425 .. 64 40 1000000 49.606 0.0007937 /0.00039685 -0.0007937 /-0.00039685 .. 126 3e 1111110 0.7874 0.0000126 /0.000006299 -0.0000126 /-0.000006299 127 3f 1111111 0.0 0.0 0.0
[AK8996/w] ms1055-e-02 2011/12 58 c-2) offset voltage temperature drift 1 st order coefficient adjustment (register names: ot1s , ot1) address: 05 hex - 06 hex d[9:0]=eot1[9:0] eot1[8:0] ratio eot1[9]:0 eot1[9]:1 dec hex bin (%) vdd: 5v / 3v vdd: 5v / 3v comments 0 000 000000000 100.000 0.6000 /0.3000 -0.6000 /-0.3000 default 1 001 000000001 99.804 0.5988 /0.2994 -0.5988 /-0.2994 .. 64 030 001000000 87.4755 0.5249 /0.2624 -0.5249 /-0.2624 .. 128 040 010000000 74.9511 0.4497 /0.2249 -0.4497 /-0.2249 .. 256 100 100000000 49.9022 0.2994 /0.1497 -0.2994 /-0.1497 .. 510 1fe 111111110 0.1957 0.001174 /0.0005871 -0.001174 /-0.0005871 511 1ff 111111111 0.0 0.0 0.0
[AK8996/w] ms1055-e-02 2011/12 59 d) sensitivity temperature drift adjustment (regist er names: st2p, st2n, st1ps, st1p, st1ns, st1n) adjusts the sensitivity temperature secondary chara cteristics inherent to a sensor and the AK8996. after performing the span voltage adjustment at 25o c, use the register's sensitivity temperature drift coefficients for adjustment so that the absolute va lues of the AK8996's coefficient are matched to those of the sensor's coefficient. (see 1) adjustme nt procedure description in "functional description" in the "adjustment sequence" section) d-1) sensitivity temperature drift 2 nd order coefficient adjustment (register names: st2p , st2n) address: 07 hex d[7:0]=est2p[7:0], 08 hex d[7:0]= est2n[7:0] est2p/n2[6:0] ratio est2p/n[7]:0 est2p/n[7]:1 dec hex bin (%) vdd: 5v / 3v vdd: 5v / 3v comments 0 00 0000000 100.000 0.00160000 /0.00080000 -0.00160000 /-0.00080000 default 1 01 0000001 99.213 0.0015874 /0.0007937 -0.0015874 /-0.0007937 .. 16 10 0010000 87.402 0.00139842 /0.00069921 -0.00139842 /-0.00069921 .. 32 20 0100000 74.803 0.00119685 /0.000598425 -0.00119685 /-0.000598425 .. 64 40 1000000 49.606 0.0007937 /0.00039685 -0.0007937 /-0.00039685 .. 126 3e 1111110 0.7874 0.0000126 /0.000006299 -0.0000126 /-0.000006299 127 3f 1111111 0.0 0.0 0.0
[AK8996/w] ms1055-e-02 2011/12 60 d-2) sensitivity temperature drift 1 st order coefficient adjustment (register names: st1p s, st1p, st1ns, st1n) address: 09 hex C 0a hex d[9:0]=est1p[9:0], 0b hex C 0c hex d[9:0]=est1n[9:0] est1p/n1[8:0] ratio est1p/n[9]:0 est1p/n[9]:1 dec hex bin (%) vdd: 5v / 3v vdd: 5v / 3v comments 0 000 000000000 100.000 0.32 /0.30 -0.32 /-0.30 default 1 001 000000001 99.804 0.3194 /0.2994 -0.3194 /-0.2994 .. 64 030 001000000 87.4755 0.2799 /0.2624 -0.2799 /-0.2624 .. 128 040 010000000 74.9511 0.2398 /0.2249 -0.2398 /-0.2249 .. 256 100 100000000 49.9022 0.1597 /0.1497 -0.1597 /-0.1497 .. 510 1fe 111111110 0.1957 0.0006262 /0.0005871 -0.0006262 /-0.0005871 511 1ff 111111111 0.0 0.0 0.0 e) input gain (g1/2) adjustment (register name: ing ) register for setting the total gain. the input gain is adjusted according to the full-sc ale voltage of the pressure sensor. adjust the input gain so that the internal gain amp 2 output voltage is 400mv (@vdd: 5.0v) or less. address: 0d hex d[3:0]=eig[3: 0] eig[2:0] total gain (times) dec hex bin g1 gain (times) eig[3]=0 eig[3]=1 comments 0 0 000 2 20 40 default 1 1 001 3 30 60 2 2 010 4 40 80 3 3 011 5 50 100 4 4 100 6 60 120 5 5 101 7 70 140 6 6 110 8 80 160 7 7 111 9 90 180
[AK8996/w] ms1055-e-02 2011/12 61 f) buf gain adjustment (register name: bufg) sets up the buffer circuit's gain. after the level shift voltage is determined by the vout voltage, use eog[2:0] for gain adjustment so that the detection maximum output is 4000mv (@vdd: 5.0v) with vop (level shift voltage is uppermost or lowermost) or vpp ( output centered o n the level shift voltage). address: 0e hex d[2:0]=eog[2:0] eog[2: 0] dec hex bin ratio (%) buff gain (times) total (times) comments 0 0 000 100 2.0 25.00 default 1 1 001 125 2.5 31.25 2 2 010 150 3.0 37.50 3 3 011 175 3.5 43.75 4 4 100 200 4.0 50.00 note 1) dec 5 to 7 are unavailable. g) pressure detector disable time (register name: a s) sets up the pressure detector disable time. in order for the pressure detector to accurately de tect the pressure at power-up or standby exit ("l" t o "h" at stbyn pin), it must wait until the vout pin output re ference voltage is stabilized (see section 3 pressu re detection & determination circuit operation at powe r-up and standby exit (stbyn pin "l" to "h") in "functional description"). g-1) pressure detection valid (eint1[1:0]=1h) address : 0f hex d[2:0]=eas[2:0] eas[2: 0] pressure detector disable time (msec) dec hex bin fs: 100hz fs: 1khz fs: 2khz fs: 10khz comments 0 0 000 10 1.0 0.5 0.1 default 1 1 001 10 1.0 0.5 0.2 2 2 010 20 2.0 1.0 0.4 3 3 011 60 6.0 3.0 0.8 4 4 100 140 14.0 7.0 1.6 5 5 101 300 30.0 15.0 3.1 6 6 110 620 62.0 31.0 6.3 7 7 111 1260 126.0 63.0 12.5 g-2) pressure detection & self diagnosis valid (eint1[1:0]=3h) address : 0f hex d[2:0]=eas[2:0] eas[2: 0] pressure detector disable time (msec) dec hex bin fs: 100hz fs: 1khz fs: 2khz fs: 10khz comments 0 0 000 10.2 1.2 0.7 0.3 default 1 1 001 10.2 1.2 0.7 0.3 2 2 010 40.2 4.2 2.2 0.6 3 3 011 80.2 8.2 4.2 1.0 4 4 100 160.2 16.2 8.2 1.8 5 5 101 320.2 32.2 16.2 3.3 6 6 110 640.2 64.2 32.2 6.5 7 7 111 1280.2 128.2 64.2 12.7
[AK8996/w] ms1055-e-02 2011/12 62 h) pressure detector threshold (register name: pth) sets up the pressure detector's detection threshold values. the detector threshold voltage varies ratiometrical ly with respect to the supply voltage. the thresholds for positive (+) and negative (-) compar ators cannot be defined independently. address: 10 hex d[3:0]=ept[3:0] ept[3:0] detection threshold (v) ex. vdd: 5v comments dec hex bin detection threshold +ve side -ve side -8 8 1000 0.50*vdd 2.50 2.50 -7 9 1001 0.53*vdd 2.65 2.35 -6 a 1010 0.56*vdd 2.80 2.20 -5 b 1011 0.59*vdd 2.95 2.05 -4 c 1100 0.62*vdd 3.10 1.90 -3 d 1101 0.65*vdd 3.25 1.85 -2 e 1110 0.68*vdd 3.40 1.60 -1 f 1111 0.71*vdd 3.55 1.45 0 0 0000 0.74*vdd 3.70 1.30 default 1 1 0001 0.77*vdd 3.85 1.15 2 2 0010 0.80*vdd 4.00 1.00 3 3 0011 0.83*vdd 4.15 0.85 4 4 0100 0.86*vdd 4.30 0.70 5 5 0101 0.89*vdd 4.45 0.55 6 6 0110 0.92*vdd 4.60 0.40 note) 7 7 0111 0.95*vdd 4.75 0.25 note) note) when evd[0]:1 is used, setup of vdd: 2.2 to 3 .6 v and ept[3:0]:6h, 7h is prohibited. i) comparator hysteresis voltage adjustment for pre ssure detection (register name: hys) the hysteresis voltage of the comparator for the pr essure detector is set up. the hysteresis voltage varies ratiometrically with respect to the supply voltage. the hysteresis voltages for positive (+) and negative (-) comparat ors cannot be defined independently. address: 11 hex d[2:0]=ehys[2:0] ehys[2:0] hysteresis voltage (mv) dec hex bin hysteresis voltage ex. vdd: 5v comments 0 0 000 0.0200*vdd -100.0 default 1 1 001 0.0175*vdd -87.5 2 2 010 0.0150*vdd -75.0 3 3 011 0.0125*vdd -62.5 4 4 100 0.0100*vdd -50.0 5 5 101 0.0075*vdd -37.5 6 6 110 0.0050*vdd -25.0 7 7 111 0.0025*vdd -12.5 note) see functional description 10) note on the pressure detection circuit hysteresis vol tage setup
[AK8996/w] ms1055-e-02 2011/12 63 5.1.2) reference voltage generator register j) vref voltage adjustment (register name: vref) register for adjusting the AK8996 reference voltage . perform an adjustment to attain the reference voltage of 1000 mv (see recommended connection exam ple for components). ?vref3/5 in the table below indicates a value varyi ng with the setup values of the register. ?vs3/5 represents the values of ?vref3/5 multiplied by two and four, respectively. the ratio is benchmarked to 1000mv (vref ideal value) as 100% (r atio = ?vref/1000[mv]*100[%]). address: 12 hex d[2:0]=evr[2:0] evr[2:0] ratio vdd: 3v, 3.3v mode vdd: 5v dec hex bin (%) ?vref3 (mv) ?vs3 (mv) ?vref5 (mv) ?vs5 (mv) comments -4 4 100 96 -40 -80 -40 -160 -3 5 101 97 -30 -60 -30 -120 -2 6 110 98 -20 -40 -20 -80 -1 7 111 99 -10 -20 -10 -40 0 0 000 100 0 0 0 0 default 1 1 001 101 +10 +20 +10 +40 2 2 010 102 +20 +40 +20 +80 3 3 011 103 +30 +60 +30 +120 k) iref current adjustment (register name: iref) register for adjusting the AK8996 reference current . perform an adjustment to attain the reference voltage of 20.0a (see recommended connection examp le for components). ?iref in the table below indicates a value varying with the setup values of the register. ?viref (= ?iref*47[k ]) is a voltage value varying with the external res istance (47k ) at the time of adjustment. the ratio is benchmarked to 20.0a (iref ideal valu e) as 100% (ratio = ?iref/20[a]*100[%]). address: 13 hex d[3:0]=eir[3:0] eir[3:0] ratio ?iref ?viref dec hex bin (%) (a) (v) comments -8 8 1000 83.0 -3.40 -0.220 -7 9 1001 84.7 -3.05 -0.203 -6 a 1010 86.6 -2.68 -0.186 -5 b 1011 88.5 -2.30 -0.168 -4 c 1100 90.5 -1.89 -0.149 -3 d 1101 92.7 -1.46 -0.129 -2 e 1110 95.0 -1.00 -0.107 -1 f 1111 97.4 -0.52 -0.084 0 0 0000 100 0 -0.060 default 1 1 0001 102.8 +0.55 -0.034 2 2 0010 105.7 +1.14 -0.006 3 3 0011 108.8 +1.77 +0.023 4 4 0100 112.2 +2.45 +0.055 5 5 0101 115.9 +3.17 +0.089 6 6 0110 119.8 +3.96 +0.126 7 7 0111 124.1 +4.81 +0.166
[AK8996/w] ms1055-e-02 2011/12 64 l) osc frequency adjustment (register name: osc) register for adjusting the AK8996 operation clock. perform an adjustment to attain a frequency of 1.024khz. frequency ?f in the table below indicates a value varying with the setup values of the register. the ratio is benchmarked to 1.024khz (osc ideal value) as 100% (ratio = frequency ?f/1024[khz]*100[%]). address: 14 hex d[3:0]=efr[3:0] efr[3:0] ratio frequency ?f dec hex bin (%) (khz) comments -4 c 1100 80 -204.8 -3 d 1101 85 -153.6 -2 e 1110 90 -102.4 -1 f 1111 95 -51.2 0 0 0000 100 0 default 1 1 0001 105 +51.2 2 2 0010 110 +102.4 3 3 0011 115 +153.6 4 4 0100 120 +204.8 note 1) hex 5 to b are unavailable. m) vtmp voltage adjustment (register name: vtmp) compensates the offset values for the AK8996's inte rnal temperature sensor. adjusts the values so that the difference between vtmp voltage and vref v oltage is close to 0 mv (if vref is 1005mv, adjust so that vtmp is also 1005mv). ?vtmp in the table below indicates a value varying with the setup values of the register. the ratio is benchmarked to 1000mv (vref ideal value) as 100% (r atio = ?vtmp/1000[mv]*100[%]). address: 15 hex d[5:0]=etm[5:0] etm[5:0] ratio ?vtmp dec hex bin (%) (mv) comments -32 20 100000 -6.4 -64 .. -16 32 110000 -3.2 -32 .. -8 38 111000 -1.6 -16 .. -4 3c 111100 -0.8 -8 .. -1 3f 111111 -0.2 -2 0 00 000000 0.0 0 default 1 01 000001 +0.2 +2 .. 4 04 000100 +0.8 +8 .. 8 08 001000 +1.6 +16 .. 16 10 010000 +3.2 +32 .. 31 1f 011111 +6.2 +62
[AK8996/w] ms1055-e-02 2011/12 65 5.1.3) register available to users n) user-writable data space (register name: ue) free area (eeprom) available to the user. address: 16 hex d[7:0]=eue[7:0] data name content address d7 d6 d5 d4 d3 d2 d1 d0 ue user-writable data 16 hex eue7 eue6 eue5 eue4 eue3 eue2 eue1 eue0 default 0 0 0 0 0 0 0 0 5.1.4) mode setup register o) measurement mode (register name: mm) sets up the measurement mode such as the selection of the AK8996 supply voltages and sampling frequencies. address: 17 hex d[5:0]= eac[1:0], evd[0], esf[1:0], ebu[0] d[5:0] symbol mode setup d[5:4] eac[1:0] pressure judge circuit control register (adj. mode 1 cm1 d[6.5] prioritized) 00 nrm1 pressure judge circuit functions valid (defaul t) 01 app pressure judge circuit invalid, fixed to positi ve pressure judge 10 apn pressure judge circuit invalid, fixed to negati ve pressure judge 11 reserved d[3] evd[0] supply voltage setup register 0 vd5 supply voltage at 5v (default) 1 vd3 supply voltage at 3v d[2:1] esf[1:0] sampling frequency setup register 00 sf0 sampling frequency 100 hz (default) 01 sf1 sampling frequency 1khz 10 sf2 sampling frequency 2khz 11 sf3 sampling frequency 10.24khz d[0] ebu[0] buffer block on/off register 0 bu0 buffer block enable (default) 1 bu1 buffer block disable
[AK8996/w] ms1055-e-02 2011/12 66 p) pressure detection and self-diagnosis modes (reg ister name: int) sets up the pressure detector and self-diagnosis ci rcuit integrated with the AK8996. address: 18 hex d[5:0]= eout[0], eint1[1:0], eint2 [0], eint3[1:0] d[7:0] symbol mode setup d[7:6] reserved d[5] eout[0] vout pin output status setup register when det pin is high 0 voute normal state (default) 1 voutd vout pin hi-z output (indeterminate) d[4:3] eint1[1:0] pressure detection & self-diagnosis setup register 1 00 intoff pressure detection & self-diagnosis turned o ff (default) 01 intpon pressure detection valid 10 intson self diagnosis valid 11 inton pressure detection & self diagnosis valid d[2] eint2[0] pressure detection & self-diagnosis s etup register 2 0 int1out pressure detection valid (pth pin reference is used) (default) 1 int1in pressure detection valid (internal register reference is used) d[1:0] eint3[1:0] pressure detection & self-diagnosis setup register 3 00 int< detect pressure above threshold (default) 01 int> detect pressure below threshold 10 int>< detect pressure either above or below thresho ld 11 int<> detect pressure within a certain range q) eeprom batch write mode (register name: aw) initializes the addresses in the eeprom register ma p all at once or writes identical data. this address is not available in the eeprom. address: 19 hex d[7:0]=eaw[7:0] data name content address d7 d6 d5 d4 d3 d2 d1 d0 aw eeprom batch write 19 hex eaw7 eaw6 eaw5 eaw4 eaw3 eaw2 eaw1 eaw0
[AK8996/w] ms1055-e-02 2011/12 67 5.1.5) output reference voltage and pressure judge threshold setup register r) output reference voltage adjustment (register na mes: lvr, lvf) rough adjustment should be performed first, followe d by a fine adjustment for the output reference voltage. the content of the adjustment registers is shown here. r-1) output reference voltage rough adjustment (lvr ) the output reference voltage is coarsely tuned. the adjustment voltage varies ratiometrically with respect to the supply voltage. address: 1b hex d[4:0]=elvr[10:6] elvr[9: 6] vo pin vout pin dec hex bin elvr [10]=0 (*vdd) elvr [10]=1 (*vdd) elvr [10]=0 (*vdd) elvr [10]=1 (*vdd) comments 0 0 0000 0.000 0.000 0.000*og note) 0.000*og default 1 1 0001 -0.026 +0.026 -0.026*og +0.026*og 2 2 0010 -0.052 +0.052 -0.052*og +0.052*og 3 3 0011 -0.078 +0.078 -0.078*og +0.078*og 4 4 0100 -0.104 +0.104 -0.104*og +0.104*og 5 5 0101 -0.130 +0.130 -0.130*og +0.130*og 6 6 0110 -0.156 +0.156 -0.156*og +0.156*og 7 7 0111 -0.182 +0.182 -0.182*og +0.182*og 8 8 1000 -0.208 +0.208 -0.208*og +0.208*og 9 9 1001 -0.234 +0.234 -0.234*og +0.234*og 10 a 1010 -0.260 +0.260 -0.260*og +0.260*og 11 b 1011 -0.286 +0.286 -0.286*og +0.286*og 12 c 1100 -0.312 +0.312 -0.312*og +0.312*og 13 d 1101 -0.338 +0.338 -0.338*og +0.338*og 14 e 1110 -0.364 +0.364 -0.364*og +0.364*og 15 f 1111 -0.390 +0.390 -0.390*og +0.390*og note) og: indicates the value of the buf gain (regi ster name: bufg) being set.
[AK8996/w] ms1055-e-02 2011/12 68 r-2) output reference voltage fine adjustment (lvf) the output reference voltage is fine-tuned. the adjustment voltage varies ratiometrically with respect to the supply voltage. address: 1c hex d[5:0]=elvf[5:0] elvf[5:0] vo pin vout pin dec hex bin elvr [10]=0 (*vdd) elvr [10]=1 (*vdd) elvr [10]=0 (*vdd) elvr [10]=1 (*vdd) comments 0 00 000000 0 0 0*og 0*og default 1 01 000001 -0.0005 0.0005 -0.0005*og 0.0005*og 2 02 000010 -0.0010 0.0010 -0.0010*og 0.0010*og : : : : : : : 30 1e 011110 -0.0150 0.0150 -0.0150*og 0.0150*og 31 1f 011111 -0.0155 0.0155 -0.0155*og 0.0155*og 32 20 100000 -0.0160 0.0160 -0.0160*og 0.0160*og : : : : : : : 61 3d 111101 -0.0305 0.0305 -0.0305*og 0.0305*og 62 3e 111110 -0.0310 0.0310 -0.0310*og 0.0310*og 63 3f 111111 -0.0315 0.0315 -0.0315*og 0.0315*og note) og: the value of the buf gain (register name: bufg) being set. s) pressure judge threshold adjustment (register na mes: pjlv1, pjlv2) the pressure judge threshold voltage is adjusted. the adjustment threshold value varies ratiometrical ly with respect to the supply voltage. address: 1d hex d[1:0]=epjlv[9:8], 1e hex d[7:0]=e pjlv[7:0] det pin epjlv[9:0] vdd: 3v vdd: 5v dec hex bin (mv) (mv) comments -450 23e 1000111110 1350 2250 -450 23f 1000111111 1347 2245 : : : : : -401 26f 1001101111 1203 2005 -400 270 1001110000 1200 2000 -399 271 1001110001 1197 1995 : : : : : -1 3ff 1111111111 3 5 0 0 0000000000 0 0 default 1 1 0000000001 -3 -5 : : : : : 399 18f 0110001111 -1197 -1995 400 190 0110010000 -1200 -2000 401 191 0110010001 -1203 -2005 : : : : : 449 1c1 0111000001 -1347 -2245 450 1c2 0111000010 -1350 -2250
[AK8996/w] ms1055-e-02 2011/12 69 5.2) description of control register (volatile memory) a) adjustment mode 1 (register name: cm1) this register is used to adjust the AK8996 referenc e voltage and pressure sensor's offset, span, offset temperature drift and sensitivity temperatur e drift including those of the AK8996. address: 00 hex d[6:0]=ac[1:0], am[3:0], aepen[0] (this is not a nonvolatile eeprom, but a volatile r egister.) d[7:0] symbol mode setup description d[7] reserved d[6:5] ac[1:0] pressure judge circuit control controls pressure judge circuit 00 nrm2 normal operation (default) 01 app positive pressure output pressure determination result is positive pressure. 10 apn negative pressure output pressure determination result is negative pressure. 11 reserved d[4:1] am[3:0] ic adjustment mode adjustment signal is output at the det pin. 0000 nrm1 normal operation (default) 0001 avr vref adjustment outputs the vref voltage 0010 air iref adjustment outputs the iref current 0011 afr osc adjustment outputs the osc signal 0100 ato vtmp adjustment outputs the vtmp voltage adjust this voltage so that it matches the vref voltage at 25 c. 0101 adt+ positive judge threshold adjustment outputs internally set positive determination threshold value 0110 adt- negative judge threshold adjustment outputs internally set negative determination threshold value 0111 ahy+ positive hysteresis voltage outputs hysteresis voltage of the positive comparator 1000 ahy- negative hysteresis voltage outputs hysteresis voltage of the negative comparator 1001 apj pressure judge threshold adjustment outputs output determination threshold value 1010- 1111 reserved d[0] aepen[0] eeprom control mode controls the eeprom operation 0 nrm0 intermittent eeprom operation eeprom normal operation (intermittent operation) (default) 1 aepd eeprom always on eeprom is always turned on. always turn on when adjusting the module. note) when using the ic adjustment mode for setting the v tmp output, make an additional setup of aepen[0] = 1. in any other setup, the circuit is automatically always turned on.
[AK8996/w] ms1055-e-02 2011/12 70 b) adjustment mode 2 (register name: cm2) this register is used to adjust the AK8996 and pres sure sensor's offset, span, offset temperature drift and sensitivity temperature drift. address: 01 hex d[5:0]=insw[1:0], otsw[0], stsw[0], 2nd[1:0] (this is not a nonvolatile eeprom, but a volatile r egister.) d[7:0] symbol mode setup description d[7:6] reserved d[5:4] insw[1:0] input mode control controls the input mode 00 nrm6 normal operation enables the sensor input (def ault) 01 ain0 reference voltage mode internally generated AK8996 reference voltage fed to the input 10 ain80 80mv voltage mode internally generated AK8996 80mv voltage fed to the input 11 reserved d[3] otsw[0] temperature offset circuit control controls offset temperature drift adjustment circuit 0 nrm5 enable enables temperature offset circuit (def ault) 1 astof disable disables temperature offset circuit d[2] stsw[0] st circuit control controls the st circuit 0 nrm4 enable enables the st circuit (default) 1 asvof disable disables the st circuit d[1:0] 2nd[1:0] secondary characteristic measurement 00 nrm3 normal operation (default) 01 a2nd secondary characteristic output outputs secondary characteristic (primary characteristic off) 10 a1st primary characteristic output outputs primary characteristic (secondary characteristic off) 11 reserved
[AK8996/w] ms1055-e-02 2011/12 71 recommended connection example for components 1) vo pin connection example 0 f ? 3 f 32 k s/h2 vo inside AK8996/w 2) power supply and agnd pin connection example 1.0 f10% vss vdd inside AK8996/w agnd 10 nf10% 3) det pin connection examples for adjustment inside AK8996/w 1 k vref/vtmp det control register (avr, ato) voltage meter inside AK8996/w 1 k iref det control register (air) voltage meter 47 k inside AK8996/w oscillator det control register (afr) frequency counter etc. 1) vref & vtmp adjustment 2) iref adjustment 3) oscillator adjustment
[AK8996/w] ms1055-e-02 2011/12 72 4) pth pin connection example user control vss vdd inside AK8996/w pth user control user control
[AK8996/w] ms1055-e-02 2011/12 73 package information 1. marking 2. external dimensions (1) 8 9 9 6 x 1 x 2 x 3 (4) (3) (1) pin number 1 indication mark 1 5 13 9 (2) asahi-kasei microdevices logo (3) part number a k m (2) (4) date code (3 digits) the rear-side tab is recommended to be mounted on the substrate to ensure strength. do not connect to the power supply, gnd or any signal.
[AK8996/w] ms1055-e-02 2011/12 74  these products and their specifications are subject to change without notice. when you consider any use or application of these p roducts, please make inquiries the sales office of asahi kasei microdevices corporation (akm ) or authorized distributors as to current status of the products.  akm assumes no liability for infringement of any p atent, intellectual property, or other rights in th e application or use of any information contained her ein.  any export of these products, or devices or system s containing them, may require an export license or other official approval under the law an d regulations of the country of export pertaining t o customs and tariffs, currency exchange, or strategi c materials.  akm products are neither intended nor authorized f or use as critical components note1) in any safety, life support, or other hazard related device or system note2) , and akm assumes no responsibility for such use, except for the use app roved with the express written consent by representative director of akm. as used here: note1) a critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must there fore meet very high standards of performance and reliability. note2) a hazard related device or system is one des igned or intended for life support or maintenance of safety or for applications in medici ne, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person o r property.  it is the responsibility of the buyer or distribut or of akm products, who distributes, disposes of, o r otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributo r agrees to assume any and all responsibility and liability for and hold akm harmless from any an d all claims arising from the use of said product in the absence of such notification. important notice


▲Up To Search▲   

 
Price & Availability of AK8996

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X