View VNI8200XPTR_8489203.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

this is information on a product in full production. february 2014 docid15234 rev 7 1/41 41 vni8200xp octal high-side smart power solid-state relay with serial/parallel selectable interface on-chip datasheet - production data features ? output current: 0.7 a per channel ? serial/parallel selectable interface ? short-circuit protection ? 8-bit and 16-bit spi interface for ic command and control diagnostic ? channel overtemperature detection and protection ? thermal independence of separate channels ? drives all type of loads (resistive, capacitive, inductive load) ? loss of gnd protection ? power good diagnostic ? undervoltage shutdown with hysteresis ? overvoltage protection (v cc clamping) ? very low supply current ? common fault open drain output ? ic warning temperature detection ? channel output enable ? 100 ma high efficiency step-down switching regulator with integrated boot diode ? adjustable regulator output ? switching regulator disable ? 5 v and 3.3 v compatible i/os ? channel outputs status led driving 4 x 2 multiplexed array ? fast demagnetization of inductive loads ? esd protection ? designed to meet iec 61131-2, iec61000-4-4, and iec61000-4-5 applications ? programmable logic control ? industrial pc peripheral input/output ? numerical control machines type v demag (1) 1. per channel r ds(on) (1) i out (1) v cc vni8200xp v cc -45 v 0.11 0.7 a 45 v powersso-36 table 1. device summary order code package packing vni8200xp powersso-36 tube VNI8200XPTR tape and reel www.st.com
contents vni8200xp 2/41 docid15234 rev 7 contents 1 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2 block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 3 pin connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 4 maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 4.1 thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11 5 electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 5.1 power section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11 5.2 spi characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5.3 switching . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5.4 logic inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5.5 protection and diagnostic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5.6 step-down switching regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5.7 led driving array . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 6 reverse polarity protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 7 demagnetization energy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 8 truth table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 9 pin function description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 9.1 spi/parallel selection mode (sel2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 9.2 serial data in (sdi) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 9.3 serial data out (sdo) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 9.4 serial data clock (clk) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 9.5 slave select (ss ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 9.6 8/16-bit selection (sel1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 9.7 output enable (out_en) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 9.8 ic warning case temperature detection (twarn ) . . . . . . . . . . . . . . . . . . 21
docid15234 rev 7 3/41 vni8200xp contents 9.9 fault indication (fault ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 9.10 power good (pg) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 9.11 programmable watchdog counter reset (wd) . . . . . . . . . . . . . . . . . . . . . 23 10 spi operation (sel2 = h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 10.1 8-bit spi mode (sel1 = l) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 10.2 16-bit spi mode (sel1 = h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 11 led driving array . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 12 step-down switching regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 13 typical circuits and conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 14 thermal management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 14.1 thermal behavior . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 15 interface timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 16 switching parameter test conditions . . . . . . . . . . . . . . . . . . . . . . . . . . 33 17 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 18 packaging mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 19 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
list of tables vni8200xp 4/41 docid15234 rev 7 list of tables table 1. device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 table 2. pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 table 3. absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 table 4. thermal data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 table 5. power section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 table 6. spi characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 table 7. switching . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 table 8. logic inputs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 table 9. protection and diagnostic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 table 10. step-down switching regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 table 11. led driving array . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 table 12. truth table. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 table 13. pin function description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 table 14. programmable watchdog time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 table 15. command 8-bit frame (master to slave) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 table 16. fault 8-bit frame (slave to master) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 table 17. command 16-bit frame (master to slave) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 table 18. fault 16-bit frame slave to master . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 table 19. powersso-36 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 table 20. powersso-36 tube shipment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 table 21. powersso-36 reel dimensions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 table 22. powersso-36 tape dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 table 23. document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
docid15234 rev 7 5/41 vni8200xp list of figures list of figures figure 1. block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 figure 2. pin connection (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 figure 3. reverse polarity protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 figure 4. maximum demagnetization energy vs. load current, typical values . . . . . . . . . . . . . . . . . . 17 figure 5. spi mode diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 figure 6. output channel enable/disable behavior . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 7. power good diagnostic. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 figure 8. watchdog reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 figure 9. led driving array . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 figure 10. typical circuit for switching regulation v dc-out = 3.3 v . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 figure 11. typical circuit for switching regulation v dc-out = 5 v . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 figure 12. spi directional logic convention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 figure 13. psso36 thermal impedance vs. time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 figure 14. thermal behavior . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 figure 15. serial timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 figure 16. dv/dt(on) and dv/dt(off) time diagram test conditions . . . . . . . . . . . . . . . . . . . . . . . . . . 33 figure 17. td(on) and td(off) time diagram test conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 figure 18. powersso-36 package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 figure 19. powersso-36 tube shipment (no suffix) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 figure 20. powersso-36 reel shipment (suffix ?tr?) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 figure 21. powersso-36 tape dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
description vni8200xp 6/41 docid15234 rev 7 1 description the vni8200xp is a monolithic 8-channel driver featuring a very low supply current, with integrated spi interface and high efficiency 100 ma micropower step-down switching regulator peak current control loop mode. the ic, realized in stmicroelectronics? vipower? technology, is intended to drive any kind of load with one side connected to ground. active channel current limitation combined with thermal shutdown, independent for each channel, and automatic restart, protect the device against overload. additional embedded functions are: loss of gnd protection that automatically turns off the device outputs in case of ground disconnection, undervoltage shutdown with hysteresis, power good diagnostic for valid supply voltage range recognition, output enable function for immediate power outputs on/off, and programmable watchdog function for microcontroller safe operation; case overtemperature protection to control the ic case temperature. the device embeds a four-wire spi serial peripheral with selectable 8 or 16-bit operations; through a select pin the device can also operate with a parallel interface. both the 8-bit and 16-bit spi operations are compatible with daisy chain connection. the spi interface allows command of the output driver by enabling or disabling each channel featuring, in 16-bit format, a parity check control for communication robustness. it also allows the monitoring of the status of the ic signaling power good, overtemperature condition for each channel, ic pre-warning temperature detection. built-in thermal shutdown protects the chip from overtemperature and short-circuit. in overload condition, the channel turns off and on again automatically after the ic temperature decreases below a threshold fixed by a temperature hysteresis so that junction temperature is controlled. if this condition makes case temperature reaching case temperature limit, t csd , overloaded channels are turned off and restart, non- simultaneously, when case and junction temperature decrease below their own reset threshold. if the case of thermal reset, the channels loaded are not switched on until the junction temperature reset event. non-overloaded channels continue to operate normally. case temperature above t csd is reported through the twarn open drain pin. an internal circuit provides a not latched common fault indicator reporting if one of the following events occurs: channel ovt (overtemperature), parity check fail. the power good diagnostic warns the controller that the supply voltage is below a fixed threshold. the watchdog function is used to detect the occurrence of a software fault of the host controller. the watchdog circuitry generates an internal reset on expiry of the internal watchdog timer. the watchdog timer reset can be achieved by applying a negative pulse on the wd pin. the watchdog function can be disabled by the wd_en dedicated pin. this pin also allows the programming of a wide range of watchdog timings. an internal led matrix driver circuitry (4 rows, 2 columns) allows the detection of the status of the single outputs. an integrated step-down voltage regulator provides supply voltage to the internal led matrix driver and logic output buffers and can be used to supply the external optocouplers if the application requires isolation. the regulator is protected against short-circuit or overload conditions by means of pulse-by-pulse current limit with a peak current control loop.
docid15234 rev 7 7/41 vni8200xp block diagram 2 block diagram figure 1. block diagram '&9'' 9ff &odps '&'& &rqyhuwhu 63, /rjlf &odps3rzh u -xq fwlrq7h p s 'hwhfwlrq 8qghuyrowdjhdqg 3rzhu*rrg /(' 'ulyqj &dvh 7h p s 'hwhfwlrq &xuuhqw/lplwhu )% 6(/,1 :'b(1,1 287b(1,1 :',1 6',,1 &/.,1 66,1 6'2,1 6(/ 9 5(* 52: 52: 52: 52: &2/ &2/ )$8/7 *1' 287 287 287 287 287 287 287 287 3+$6( %227 9 5() 3* 9 && 3xoogrzq uhvlvwru 7:$51 $0y
pin connection vni8200xp 8/41 docid15234 rev 7 3 pin connection figure 2. pin connection (top view) table 2. pin description pin name type description 1 sel2 logic input spi/parallel selection mode 2 sel1/in1 logic input 8/16-bit spi selection mode/channel 1 input 3 wd_en/ in2 logic/analog input watchdog enable_setting/channel 2 input 4 out_en /in3 logic input output enable/channel 3 input 5 wd/in4 logic input watchdog input. the internal watchdog counter is cleared on the falling edges/channel 4 input 6 sdi/in5 logic input serial data input/channel 5 input 7 clk/in6 logic input serial clock/channel 6 input 8ss /in7 logic input slave select/channel 7 input 9 sdo/in8 logic input/output serial data output/channel 8 input 10 vreg power supply spi/inputs/led supply voltage 11 col0 open source output led source output 12 col1 open source output led source output 13 dcvdd analog output internally generated dc-dc low voltage supply (to be connected to external 10 nf capacitor) 6(/ 6(/,1 :'b(1,1 287b(1,1 :',1 6',,1 &/.,1 66,1 95(* &2/ &2/ '& 9'' 95() 52: 52: 52: 52: 3* )$8/7 7: $5 1 )% *1' 3+$6( %227 1& 287 287 287 287 287 287 287 287 1& 1& 6'2,1 7$% 9ff $0y
docid15234 rev 7 9/41 vni8200xp pin connection 14 vref analog output internally generated dc-dc voltage reference (to be connected to external 10 nf capacitor) 15 row0 open drain output status channel 1-2 16 row1 open drain output status channel 3-4 17 row2 open drain output status channel 5-6 18 row3 open drain output status channel 7-8 19 pg open drain output power good diagnostic - active low 20 fault open drain output fault indication - active low 21 twarn open drain output ic case warning temperature detection - active low 22 fb analog input step-down feedback input. connecting the output voltage directly to this pin results in an output voltage of 3.3 v. an external resistor divider is required for higher output voltages 23 gnd ground 24 phase power output step-down output 25 boot power output step-down bootstrap voltage. used to provide a drive voltage, higher than the supply voltage, to power the switch of the step-down regulator 26 nc not connected 27 out8 power output channel 8 power output 28 out7 power output channel 7 power output 29 out6 power output channel 6 power output 30 out5 power output channel 5 power output 31 out4 power output channel 4 power output 32 out3 power output channel 3 power output 33 out2 power output channel 2 power output 34 out1 power output channel 1 power output 35 nc not connected 36 nc not connected tab tab power supply exposed tab internally connected to v cc table 2. pin description (continued) pin name type description
maximum ratings vni8200xp 10/41 docid15234 rev 7 4 maximum ratings table 3. absolute maximum ratings symbol parameter value unit v cc power supply voltage 45 v -v cc reverse supply voltage -0.3 v v reg logic supply voltage -0.3 to +6 v v fault v twarn v pg voltage range at pins twarn , fault , pg -0.3 to +6 v v boot bootstrap peak voltage v phase = v cc v cc +6 v v row voltage range at row pins -0.3 to +6 v v col voltage range at col pins -0.3 to +6 v v dig voltage level range at logic input pins -0.3 to +6 v i out output current (continuous) internally limited (1) a i r reverse output current (per channel) -5 a i gnd dc ground reverse current -250 ma i reg v reg input current -1/10 ma i fault i twarn, i pg current range at pins twarn , fault , pg -1 to +10 ma i in input current range -1 to +10 ma i row current range at row pins (row in on state) +20 ma current range at row pins (row in off state) -1 to +10 ma i col current range at col pins (col in on state) -10 ma current range at col pins (col in off state) -1 to +10 ma v esd electrostatic discharge (r = 1.5 k ; c = 100 pf) 2000 v e as single pulse avalanche energy per channel not simultaneously @t amb = 125 degree, i out = 0.5 a 3j p tot power dissipation at t c = 25 c internally limited (1) 1. protection functions are intended to avoid ic damage in fault conditions and are not intended for continuous operation. continuous and repetitive operat ion of protection functions may reduce the ic lifetime. w t j junction operating temperature internally limited c t stg storage temperature -55 to 150 c
docid15234 rev 7 11/41 vni8200xp electrical characteristics 4.1 thermal data 5 electrical characteristics 5.1 power section 10.5 v < v cc < 36 v; -40 c < t j < 125 c; unless otherwise specified. table 4. thermal data symbol parameter value unit r th(jc) thermal resistance junction-case (1) 1. per channel. max. 2 c/w r th(ja) thermal resistance junction-ambient (2) 2. psso36 mounted on the board stevalifp022v1 developed on four layer fr4, with about 8 cm 2 for each layer. max. 15 c/w table 5. power section symbol parameter test conditions min. typ. max. unit v cc supply voltage 10.5 36 v v cc clamp clamp on v cc current 20 ma 45 50 52 v r ds(on) on state resistance i out = 0.5 a at t j = 25 c i out = 0.5 a 0.11 0.2 i s v cc supply current all channels in off state, dc- dc in off state, v reg =5 v, spi off (1) 1. ss signal high, no communication. 1ma all channels in on state, dc- dc in on state v reg =5 v, spi on (2) 2. ss signal low, communication on. 5.6 ma i ds v reg supply current dc-dc off v reg = 5 v spi off wd_en=0 200 a dc/dc off v reg =5 v spi on wd_en=v reg 250 a i lgnd output current at gnd disconnection all pins at 0 v except v out = 24 v 0.5 ma v out(off) off state output voltage v in = 0 v, iout = 0 a 1 v i out(off) off state output current v in = v out = 0 v 0 2 a f cp charge pump frequency channel in on state (3) 3. to cover en55022 class a and class b normatives. 1.45 mhz
electrical characteristics vni8200xp 12/41 docid15234 rev 7 5.2 spi characteristics 10.5 v < v cc < 36 v; 2.7 v < v reg < 5 v; -40 docid15234 rev 7 13/41 vni8200xp electrical characteristics 5.4 logic inputs 10.5 v < v cc < 36 v; -40 c < t j < 125 c; unless otherwise specified. 5.5 protection and diagnostic 10.5 v < v cc < 36 v; -40 c < t j < 125 c; unless otherwise specified. table 8. logic inputs symbol parameter test conditions min. typ. max. unit v il input low level voltage 0.8 v v ih input high level voltage 2.20 v v i(hyst) input hysteresis voltage 0.15 v i in input current v in = 5 v 8 ? table 9. protection and diagnostic symbol parameter test conditions min. typ. max. unit v pgh1 power good diagnostic on threshold 16.6 17.5 18.4 v v pgh2 power good diagnostic off threshold 15.6 16.5 17.4 v pghys power good diagnostic hysteresis 1 v usd undervoltage on protection 9.5 10.5 v undervoltage off protection 9v v usdhys undervoltage hysteresis 0.4 0.5 v v demag output voltage at turn- off i out = 0.5 a; l load 1 mh v cc -52 v cc -50 v cc -45 v v twarn twarn pin low-state output voltage i twarn = 3 ma (active condition) 0.6 v v fault fault pin low-state output voltage i fault = 3 ma (fault condition) 0.6 v v pg pg pin low-state output voltage i pg = 3 ma (active condition) v reg =3.3 v v cc =0 0.7 v i peak maximum dc output current before limitation 1.4 a i lim short-circuit current limitation per channel r load = 0 0.7 1.1 1.7 a
electrical characteristics vni8200xp 14/41 docid15234 rev 7 5.6 step-down switching regulator 10.5 v < v cc < 36 v; -40 c < t j < 125 c ; unless otherwise specified. hyst i lim tracking limits r load = 0 0.3 a i lfault fault leakage current v pin = 5 v 2 a i twarn twarn leakage current i pg pg leakage current t tsd junction shutdown temperature 160 180 c t r junction reset temperature 160 c t hist junction thermal hysteresis 20 c t csd case shutdown temperature 115 130 155 c t cr case reset temperature 110 c t chyst case thermal hysteresis 20 c t wd watchdog hold time see figure 8 50 ns t wm watchdog time see table 14 and figure 8 t out_en out_en pin propagation delay (1) v cc = 24 v i out 72 ma 10 us t res out_en hold time 50 ns t wo watchdog timeout (2) t wm + t d(off) ms 1. time from reset active low and power out disable. 2. the time from t wm elapsed to power out disable. table 9. protection and diagnostic (continued) symbol parameter test conditions min. typ. max. unit table 10. step-down switching regulator symbol parameter test conditions min. typ. max. unit v dc_out regulated output voltage i reg from 0 to 100 ma v reg 3.3 v, figure 10 3.1 3.3 3.5 v ireg from 0 to 100 ma v reg 5 v, figure 11 5 v fb voltage feedback 3.1 3.3 3.5 v r ds(on) mosfet on-resistance 1.5 i lim limitation current 0.55 0.9 a
docid15234 rev 7 15/41 vni8200xp electrical characteristics 5.7 led driving array 10.5 v < v cc < 36 v; -40 c < t j < 125 c ; unless otherwise specified. i qop total operating quiescent current 0.6 ma i qst-by total standby quiescent current regulator standby 15.8 a f s switching frequency 400 khz d max maximum duty cycle 80% % ton min minimum on-time 150 ns f sc frequency in short-circuit condition 50 khz table 10. step-down switching regulator (continued) symbol parameter test conditions min. typ. max. unit table 11. led driving array symbol parameter test conditions min. typ. max. unit v col output source voltage at col pins output current 0 to 7 ma v reg -0.3 v reg -0.2 v v row open drain voltage at row pins output current 0 to 15 ma 0.2 0.3 v fsw row refresh frequency with duty=25% 780 hz
reverse polarity protection vni8200xp 16/41 docid15234 rev 7 6 reverse polarity protection reverse polarity protection can be implemented on board using two different solutions: 1. placing a resistor (r gnd ) between ic gnd pin and load gnd 2. placing a diode between ic gnd pin and load gnd if option 1 is selected, the minimum resistance value has to be selected according to the following equation: equation 1 r gnd v cc / i gnd where i gnd is the dc reverse ground pin current and can be found in section 4: maximum ratings of this datasheet. power dissipated by r gnd (when v cc < 0: during reverse polarity situations) is: equation 2 p d = (v cc ) 2 /r gnd if option 2 is selected, the diode has to be chosen by taking into account vrrm >|v cc | and its power dissipation capability: equation 3 p d i s *v f note: in normal conditions (no reverse polarity), due to the diode, there is a voltage drop between gnd of the device and gnd of the system. figure 3. reverse polarity protection this schematic can be used with any type of load. status i input i gnd output i + vcc r gnd load diode status i input i gnd output i + vcc r gnd load diode
docid15234 rev 7 17/41 vni8200xp demagnetization energy 7 demagnetization energy figure 4. maximum demagnetization energy vs. load current, typical values gipg1902140916lm 0.000 0.500 1.000 1.500 2.000 2.500 3.000 3.500 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 single channel demagnetization eight channel demagnezaon t amb =125 c i(o?) a eoff (joule)
truth table vni8200xp 18/41 docid15234 rev 7 8 truth table table 12. truth table condition input output spi status bit fault twarn power good normal operation high on reset high high high low off reset high high high junction overtemperature high off set low x x low off set (1) high x x case overtemperature high off set (1) xlowx low off set (1) x low (1) 1. this signal becomes high after the tem perature falls below the reset threshold. x undervoltage high off reset x x x low off reset x x x power good high on set (2) 2. if fault expires, the reset condition occurs after spi communication, otherwise it is set again. high high low low off set (2) high high low
docid15234 rev 7 19/41 vni8200xp pin function description 9 pin function description 9.1 spi/parallel selection mode (sel2) this pin allows the selection of the ic interfacing mode. the spi interface is selected if sel2 = h, while the parallel interface is selected if sel2 = l, according to tab le 13 : 9.2 serial data in (sdi) if sel2 = h, this pin is the input of the serial control frame. sdi is read on clk rising edges and, therefore, the microcontroller must change sdi state during the clk falling edges. after the ss falling edge, the sdi is equal to the most significant bit of the control frame ( figure 5 ). 9.3 serial data out (sdo) if sel2 = h, this pin is the output of the serial fault frame. sdo is updated on clk falling edges and, therefore, the microcontroller must read sdo state during the clk rising edges. the sdo pin is tri-stated when ss signal is high and it is equal to the most significant bit of the fault frame after the ss falling edge ( figure 5 ). table 13. pin function description pin function sel2 (1) = h spi operation 1. sel2 has an internal weak pull-down. sel2 = l parallel operation sdo/in8 sdo serial data output in8 input to channel 8 ss /in7 ss slave select in7 input to channel 7 clk/in6 clk serial clock in6 input to channel 6 sdi/in5 sdi serial data input in5 input to channel 5 wd/in4 wd watchdog input in4 input to channel 4 out_en/in3 out_en ic output enable / disable in3 input to channel 3 wd_en/in2 wd_en watchdog enable / disable and timing preset in2 input to channel 2 sel1/in1 sel1 8/16-bit spi selection mode in1 input to channel 1
pin function description vni8200xp 20/41 docid15234 rev 7 9.4 serial data clock (clk) if sel2 = h, the clk line is the input clock for serial data sampling. on clk rising edge the sdi input is sampled by the ic and the sdo output is sampled by the host microcontroller. on clk falling edge, both sdi and sdo lines are updated to the next bit of the frame, from the most to the less significant one (see figure 5 ). when the ss signal is high, slave not selected, the microcontroller should drive the clk low (the settings for the mcu spi port are cpha = 0 and cpol = 0). 9.5 slave select (ss ) if sel2 = h, the slave select (ss ) signal is used to enable the vni8200xp serial communication shift register; data is flushed-in through the sdi pin and flushed-out from the sdo pin only when the ss pin is low. on the ss pin falling edge the shift register (containing the fault conditions) is frozen, so any change on the power switches status is latched until the next ss falling edge event and the sdo output is enabled. on the ss pin rising edge event the 8/16 bits present on the spi shift register are evaluated and the outputs are driven according to this frame. if more than 8/16 bits (depending on the spi settings) are flushed inside only the last 8/16 are evaluated; the others are flushed out from the sdo pin after fault condition bits; in this way a proper communication is possible also in a daisy chain configuration. figure 5. spi mode diagram 9.6 8/16-bit selection (sel1) if sel2 = h, sel1 is used to select between two possible spi configurations: the 8-bit spi mode (sel1 = l) and the 16-bit spi mode (sel1 = h). 8/16-bit spi operation is described below. cpha=0 sck cpol=0 sdo sdi capture strobe ss bit 1 bit 1 bit 2 bit 3 bit 2 bit 5 bit 3 bit 4 bit 4 bit 6 bit 5 msbit bit 6 lsbit msbit lsbit am11797v1
docid15234 rev 7 21/41 vni8200xp pin function description 9.7 output enable (out_en) if sel2 = h, the out_en pin provides a fast way to disable all the outputs simultaneously. when the out_en pin is driven low for at least t res , the outputs are disabled while fault conditions in the spi register are latched. to enable the outputs it is then necessary to raise the out_en pin and re-program the ic through the spi interface. as fault conditions are latched inside the ic and spi interface is working also while the out_en pin is driven low, it?s possible to use spi to detect if a fault condition occurred before than the reset event. the device is ready to operate normally after a t su period. the out_en pin is the fastest way to disable all the outputs when a fault occurs. figure 6. output channel enable/disable behavior 9.8 ic warning case temperature detection (twarn ) the twarn pin is an active low open drain output. this pin is activated if the ic case temperature exceeds t csd . according to the pcb thermal design and r thjc value, this function allows a warning about a pcb overheating condition to be given. the twarn bit is also available through spi. this bit is not latched: the twarn pin is low only while the case overtemperature condition is active (t c > t csd ) and is released when this condition is removed (t c < t cr ). out_en vin( i) out(i) t t t t out_en am12824v1
pin function description vni8200xp 22/41 docid15234 rev 7 9.9 fault indication (fault ) the fault pin is an open drain active low fault indication pin. this pin is activated by one or more of the following conditions: ? channel overtemperature (ovt) this pin is activated when at least one of the channels is in junction overtemperature. unlike the spi fault detection bits, this signal is not latched: the fault pin is low only when the fault condition is active and is released if the input driving signal is off or after the ovt protection condition has been removed. this last event occurs if the channel temperature decreases below the threshold level and the case temperature has not exceeded tcsd or is below tcr. this means that the fault pin is low only while the junction overtemperature is active (t j >t tsd ) and is released after this condition has been removed (t j < t r and t c < t cr ). ? parity check fail when spi mode is used (sel2 = h), if a parity check fault of the incoming spi frame is detected or counted, clk rising edges are different by a multiple of 8, the fault pin is kept low. when counted clk rising edges are a multiple of 8 and parity check is valid, the fault pin is kept high. 9.10 power good (pg) the pg terminal is an open drain, that indicates the status of the supply voltage. when v cc supply voltage reaches the vsth1 threshold, pg goes into a high impedance state. it goes into a low impedance state when v cc falls below the vsth2 threshold. in 16-bit spi mode, a pg bit is also available. this bit is set high when the power good diagnostic is active, it is otherwise cleared. figure 7. power good diagnostic 9ff 3* 93*+ 93*+ $0y
docid15234 rev 7 23/41 vni8200xp pin function description 9.11 programmable watchdog counter reset (wd) if sel2 = h, the vni8200xp embeds a watchdog counter that must be erased, with a negative pulse on the wd pin, before it expires. if the wd counter elapses, the vni8200xp goes into an internal reset state where all the outputs are disabled; to restart normal operation a negative pulse must be applied to the wd pin. the watchdog enable/disable pin should be connected through an external divider to v reg . the watchdog time is fixed in the following table 14 : table 14. programmable watchdog time v wd_en t wm 0.25 v reg > v wd_en disable 0.25 v reg v wd_en < 0.5 v reg 40 12% ms 0.5 v reg v wd_en < 0.75 v reg 80 12% ms 0.75 v reg v wd_en = v reg 160 12% ms figure 8. watchdog reset wd t wd t wm t am11802v1
spi operation (sel2 = h) vni8200xp 24/41 docid15234 rev 7 10 spi operation (sel2 = h) 10.1 8-bit spi mode (sel1 = l) if sel2 = h, the 8-bit spi mode is based on an 8-bit command frame sent from the microcontroller to the ic; each bit directly drives the corresponding output where lsb drives output 0 and msb drives output 7. each bit, set to ?1?, activates (closes) the corresponding output. at the same time, the ic transfers the channel fault conditions (ovt) to the microcontroller. these fault conditions are latched at the occurrence and cleared after each communication (each time the ss signal has a positive transition). each bit, set to ?1?, indicates an ovt condition for the corresponding channel. 10.2 16-bit spi mode (sel1 = h) the 16-bit spi mode is based on a 16-bit command frame sent from the microcontroller to the ic; the first 8 bits directly drive the output channels (each bit, set to ?1?, activates the corresponding output), the other 8 bits contain a 4-bit parity check code where the last bit (the inversion of the previous one) is used to detect a communication error condition (providing at least a transition in each frame): p0 = in0 in1 in2 in3 in4 in5 in6 in7 p1 = in1 in3 in5 in7 p2 = in0 in2 in4 in6 np0 = not p0 at the same time, the ic transfers to the microcontroller a 16-bit fault frame where the first 8 bits indicate a channel fault (ovt) condition (each bit, set to ?1?, indicates an ovt event), the following 4 bits provide general fault condition information. fb_ok: this bit is related to the dc-dc regulation: at the dc-dc turn-on, this bit is low and becomes high after fb rises above 90% of the nominal v fb voltage and a correct spi communication occurred. if the fb table 15. command 8-bit frame (master to slave) msb lsb in7 in6 in5 in4 in3 in2 in1 in0 table 16. fault 8-bit frame (slave to master) msb lsb f7 f6 f5 f4 f3 f2 f1 f0 table 17. command 16-bit frame (master to slave) msb lsb in7 in6 in5 in4 in3 in2 in1 in0 - - - - p2 p1 p0 np0
docid15234 rev 7 25/41 vni8200xp spi operation (sel2 = h) voltage falls below 80% of the nominal v fb voltage, this bit is zero; twarn (ic warning case temperature, see section 9.8 ), pc (parity check fail, the bit, set to ?1?, indicates a pc fail or the length is not a multiple of 8) and pg (power good, see section 9.10 ). the last 4 bits are used as parity check bits and communication error condition (see command 16 bit frame): p0 = f0 f1 f2 f3 f4 f5 f6 f7 p1 = pc fb_ok f1 f3 f5 f7 p2 = pg twarn f0 f2 f4 f6 np0 = not p0 channel indications are latched and cleared after a communication only. table 18. fault 16-bit frame slave to master msb lsb f7 f6 f5 f4 f3 f2 f1 f0 fb_ok twarn pc pg p2 p1 p0 np0
led driving array vni8200xp 26/41 docid15234 rev 7 11 led driving array the led driving array carries out the status of the output channels (on or off). figure 9. led driving array the following is an indication of how to choose the r ext resistor value. equation 4 note: i f(led) 7 ma where (v col min.) and (v row max.) can be found in table 11 and v f(led) and i f(led) depend on the electrical characteristics of the leds. 52: 52: 52: 52: &2/ &2/ 9 5(* 67$786 67$786 67$786 67$786 67$786 67$786 67$786 67$786 $0y r ext v colmin () v rowmax () v fled () ? ? i fled () ------------------------------------------------------------------------------------------- - =
docid15234 rev 7 27/41 vni8200xp step-down switching regulator 12 step-down switching regulator the ic embeds a high efficiency 100 ma micropower step-down switching regulator. the regulator is protected against short-circuit or overload conditions. pulse-by-pulse current limit regulation is obtained in normal operation through a current loop control. a low esr output capacitor connected to the v reg pin helps to limit the regulated voltage ripple; a low esr (less than 10 m ) capacitor is preferable. the control loop pin fb allows 3.3 v to be regulated, connecting it directly to v reg , or 5 v connecting it through a voltage divider rl/rfbl. the dc-dc converter can be turned off by connecting the feedback pin to the dcvdd pin. in some applications it is possible to supply a 5 v or 3.3 v voltage externally or, in the case of two or more vni8200xps inside the same board, it's possible to configure the dc-dc converter on only one device and supply also the other ics. note: if the dc-dc converter is adjusted to provide 3.3 v regulation and the v dc_out is used to power an external load and not the device, a 33 k resistor has to be connected on vdc_out pin
typical circuits and conventions vni8200xp 28/41 docid15234 rev 7 13 typical circuits and conventions figure 10. typical circuit for switching regulation v dc-out = 3.3 v vreg vreg opt_wd_en opt_sdi opt_wd opt_clk opt_out_en opt_ss vreg opt_sdo fb opt_sel1 vreg fb phase phase gnd_board gnd_board opt_sel1 opt_wd_en opt_out_en opt_wd opt_clk opt_sdi opt_ss fault twarn pgood opt_sdo vreg low esr< 10mohm mlcc ext_wd vreg vreg ch2 ch4 ch6 ch8 ch1 ch3 ch5 ch7 dc/dc on sdi 50zl100mefc8x11.5 pgood tab=vcc clk fault twarn ss low esr mlcc earth sdo dc/dc off out1 out8 + - vreg c35 100pf/50v tp2 1 r51 115r c23 22nf/50v r35 270r r38 10k l1 100uh/0.7r is>700ma c20 4.7pf/10v ld2 ledc-0603 2 1 r43 140r ld5 ledc-0603 2 1 d1 stps1l60 2 1 c12 100pf/10v tp6 1 c24 22nf/50v cn1 vcc 1 2 r32 10k c33 10nf/10v tp5 1 r52 115r ld10 ledc-0603 2 1 stpsh100a d2 2 1 r37 270r ld4 ledc-0603 2 1 22nf/50v c26 jp8 5v 1 2 c9 4.7nf y1 / 4kv ld7 ledc-0603 2 1 + + c7 100uf/50v r45 1k47 1% c13 100pf/10v jp4 wd_en 1 3 2 cn2 ext_vreg 1 2 r34 10k jp2 out_en 1 3 2 trs1 trisil-bidir-smc c16 100pf/10v stps1l60a d3 2 1 dc/dc 1 3 2 tp3 1 ld3 ledc-0603 2 1 r36 10k r40 100r r39 270r c31 4.7uf/10v jp6 sel2 1 2 c14 100pf/10v 1uf/50v c10 r46 10k c8 4.7nf y1 / 4kv cn3 con8 1 2 3 4 5 6 7 8 c15 1uf/50v 470r r53 r57 33k 22nf/50v c18 jp5 sel1 1 3 2 r31 270r ld9 ledc-0603 2 1 22nf/50v c28 c17 3.3pf/10v r56 8k tp7 1 r41 100r 22nf/50v c27 22nf/50v c25 tp1 1 22nf/50v c19 jp12 3v3 jp12 1 2 r48 10k c22 100nf/10v c34 10nf/10v ld11 ledc-0603 2 1 tp4 1 ld6 ledc-0603 2 1 jp3 wd 1 3 2 r33 270r jp11 gnd_disc 1 2 1 r47 c30 4.7pf/10v r44 10k 1% r54 470r r55 470r ld1 ledc-0603 2 1 r42 100r ld8 ledc-0603 2 1 r50 2k37 1% c21 22nf/50v c32 10nf/10v c29 4.7pf/10v c11 100pf/10v u7 vni8200 sel2 1 sel1/in1 2 wd_en/in2 3 out_en/in3 4 wd/in4 5 sdi/in5 6 clk/in6 7 ss/in7 8 sdo/in8 9 vreg 10 col0 11 col1 12 dcvdd 13 vref 14 row0 15 row1 16 row2 17 row3 18 pg 19 fault 20 twarn 21 fb 22 gnd 23 phase 24 boot 25 nc#26 26 out8 27 out7 28 out6 29 out5 30 out4 31 out3 32 out2 33 out1 34 nc#36 35 nc#35 36 ep 37 r30 10k r49 10k 10k am11799v1
docid15234 rev 7 29/41 vni8200xp typical circuits and conventions figure 11. typical circuit for switching regulation v dc-out = 5 v 9uhj 9uhj 237b:'b(1 237b6', 237b:' 237b&/. 237b287b(1 237b66 9uhj 237b6'2 )% 237b6(/ 9uhj )% 3+$6( 3+$6( *1'b%rdug *1'b%rdug 237b6(/ 237b:'b(1 237b287b(1 237b:' 237b&/. 237b6', 237b66 )$8/7 7:$51 3*22' 237b6'2 9uhj orz(65prkp0/&& (;7b:' 9uhj 9uh j &+ &+ &+ &+ &+ &+ &+ &+ '&'&21 6', =/0()&; 3*22' 7$% 9ff &/. )$8/7 7:$51 66 orz(650/&& ($57+ 6'2 '&'&2)) 287 287 9uhj s)9 & 73 5 5 & q)9 5 5 5 n x+5,v!p$ / & s)9 /' /('& 5 5 /('& /' 6736/ ' & s)9 73 & q)9 &1 9&& 5 n q)9 & 73 5 5 /' /('& 6736+$ ' 5 5 /' /('& & q)9 -3 9 & q)<n9 /' /('& & x)9 5 n & s)9 :'b(1 -3 &1 ([wb9uhj 5 n -3 287b(1 75,6,/%,',560& 756 s)9 & 6736/$ ' -3 -3 '&'& 73 /('& /' 5 n 5 5 5 5 & x)9 -3 6(/ & s)9 & x)9 5 n & q)<n9 &21 &1 x)9 & 5 5 5 5 5 n & q)9 -3 6(/ 5 5 /' /('& & q)9 & s)9 5 n 73 5 5 & q)9 & q)9 73 737+$1(//200 q)9 & -3 9 5 & q)9 & q)9 /' /('& 73 /' /('& -3 :' 5 5 -3 *1'b',6& n 5 & s)9 5 n 5 5 5 5 5 5 5 5 /('& /' 5 5 /' /('& n 5 & q)9 & q)9 & s)9 & s)9 8 91, 6(/ 6(/ ,1 : 'b( 1,1 287b( 1,1 :',1 6',,1 &/. ,1 66,1 6'2 ,1 95( * &2/ &2/ '&9' ' 95( ) 52 : 52 : 52 : 52 : 3* )$ 8/ 7 7: $51 )% *1' 3+$6( %22 7 1& 287 287 287 287 287 287 287 287 1& 1& (3 5 n 5 n $0y
typical circuits and conventions vni8200xp 30/41 docid15234 rev 7 figure 12. spi directional logic convention 6', 66 &/. 6'2 :' 287b(1 :'b(1 6(/ 6(/ 3* )$8/7 7:$51 287 287 287 287 287 287 287 287 *1' 9uhj 7$% 9ff $0y
docid15234 rev 7 31/41 vni8200xp thermal management 14 thermal management the power dissipation in the ic is the main factor that sets the safe operating condition of the device in the application. therefore, it must be taken into account very carefully. heatsinking can be achieved using copper on the pcb with proper area and thickness. the following image ( figure 13 ) shows the junction-to-ambient thermal impedance values for the psso36 package. figure 13. psso36 thermal impedance vs. time for instance, three cases have been considered using a psso36 packaged with copper slug soldered on a 1.6 mm thickness fr4 board with dissipating footprint (copper thickness of 70 m): ? single layer pcb with just ic footprint dissipating area ? double layer pcb with footprint dissipating area on the top side and a 2 cm 2 dissipating layer on the bottom side through 15 via holes ? double layer pcb with footprint dissipating area on the top side and an 8 cm 2 dissipating layer on the bottom side through 15 via holes
thermal management vni8200xp 32/41 docid15234 rev 7 14.1 thermal behavior figure 14. thermal behavior note: 1 thermal shutdown 2 junction hysteresis 3 restore to idle condition 4 case hysteresis 12 7 ml!7 wvg 9l q l + 287 l2ii 67 $7 l2q/ 7 f!7 fvg 12 <(6 12 <(6 7 f!7 fu <(6 12 7 ml!7 mu <(6 67 $7 l2ii+ 287 l2q $0y 1 2 4 3
docid15234 rev 7 33/41 vni8200xp interface timing diagram 15 interface timing diagram figure 15. serial timing 16 switching parameter test conditions figure 16. dv/dt(on) and dv/dt(off) time diagram test conditions w i w u g921 g92)) 9rxw w $0y
switching parameter test conditions vni8200xp 34/41 docid15234 rev 7 figure 17. t d(on) and t d(off) time diagram test conditions $0y 66 w g21 w 9rxw w w g2))
docid15234 rev 7 35/41 vni8200xp package mechanical data 17 package mechanical data in order to meet environmental requirements, st offers these devices in different grades of ecopack ? packages, depending on their level of environmental compliance. ecopack ? specifications, grade definitions and product status are available at: www.st.com . ecopack ? is an st trademark. figure 18. powersso-36 package dimensions
package mechanical data vni8200xp 36/41 docid15234 rev 7 table 19. powersso-36 mechanical data symbol mm min. typ. max. a 2.15 2.47 a2 2.15 2.40 a1 0 0.075 b 0.18 0.36 c 0.23 0.32 d 10.10 10.50 e7.4 7.6 e0.5 e3 8.5 f2.3 g 0.075 g1 0.06 h 10.1 10.5 h 0.4 l 0.55 0.85 m4.3 n 10deg o1.2 q0.8 s2.9 t3.65 u1.0 x 4.1 4.7 y 4.9 5.5
docid15234 rev 7 37/41 vni8200xp packaging mechanical data 18 packaging mechanical data figure 19. powersso-36 tube shipment (no suffix) note: all dimensions are in mm table 20. powersso-36 tube shipment description value base quantity 49 bulk quantity 1225 tube length ( 0.5) 532 a3.5 b13.8 c ( 0.1) 0.6
packaging mechanical data vni8200xp 38/41 docid15234 rev 7 figure 20. powersso-36 reel shipment (suffix ?tr?) table 21. powersso-36 reel dimensions description value base quantity 1000 bulk quantity 1000 a (max.) 330 b (min.) 1.5 c ( 0.2) 13 f20.2 g (2 0) 24.4 n (min.) 100 t (max.) 30.4
docid15234 rev 7 39/41 vni8200xp packaging mechanical data figure 21. powersso-36 tape dimensions note: according to the electronic industries association (eia) standard 481 rev. a, feb 1986 table 22. powersso-36 tape dimensions description dimensions value tape width w 24 tape hole spacing p0 ( 0.1) 4 component spacing p 12 hole diameter d ( 0.05) 1.55 hole diameter d1 (min.) 1.5 hole position f ( 0.1) 11.5 compartment depth k (max.) 2.85 hole spacing p1 ( 0.1) 2
revision history vni8200xp 40/41 docid15234 rev 7 19 revision history table 23. document revision history date revision changes 04-dec-2008 1 initial release 29-apr-2009 2 updated table 5 on page 11 19-jun-2012 3 updated: features , section 9.4 , section 9.7 , section 9.9 , section 9.10 , section 12 , table 2 , table 3 , table 5 , table 7 , table 8 , table 9 , table 10 , table 11 , table 14 , figure 1 , figure 2 . changed: figure 6 , figure 7 , figure 8 , figure 17 , figure 17 . content reworked to improve the readability. 27-jun-2012 4 changed: symbols in 16-bit frame section 10.2 . 08-mar-2013 5 updated table 5 , table 9 , table 10 , table 14 . updated footnote 2. in table 4 . updated section 12 . added section 6 . changed figure 10 and figure 11 . added table 12 . changed product status to production data. 04-dec-2013 6 updated e as parameter in table 3: absolute maximum ratings . updated section 6: reverse polarity protection . added section 7: demagnetization energy . 20-feb-2014 7 changed figure 4: maximum demagnetization energy vs. load current, typical values .
docid15234 rev 7 41/41 vni8200xp please read carefully: information in this document is provided solely in connection with st products. stmicroelectronics nv and its subsidiaries (?st ?) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at any time, without notice. all st products are sold pursuant to st?s terms and conditions of sale. purchasers are solely responsible for the choice, selection and use of the st products and services described herein, and st as sumes no liability whatsoever relating to the choice, selection or use of the st products and services described herein. no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. i f any part of this document refers to any third party products or services it shall not be deemed a license grant by st for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such third party products or services or any intellectual property contained therein. unless otherwise set forth in st?s terms and conditions of sale st disclaims any express or implied warranty with respect to the use and/or sale of st products including without limitation implied warranties of merchantability, fitness for a particular purpose (and their equivalents under the laws of any jurisdiction), or infringement of any patent, copyright or other intellectual property right. st products are not designed or authorized for use in: (a) safety critical applications such as life supporting, active implanted devices or systems with product functional safety requirements; (b) aeronautic applications; (c) automotive applications or environments, and/or (d) aerospace applications or environments. where st products are not designed for such use, the purchaser shall use products at purchaser?s sole risk, even if st has been informed in writing of such usage, unless a product is expressly designated by st as being intended for ?automotive, automotive safety or medical? industry domains according to st product design specifications. products formally escc, qml or jan qualified are deemed suitable for use in aerospace by the corresponding governmental agency. resale of st products with provisions different from the statem ents and/or technical features set forth in this document shall immediately void any warranty granted by st for the st product or service described herein and shall not create or extend in any manner whatsoev er, any liability of st. st and the st logo are trademarks or register ed trademarks of st in various countries. information in this document supersedes and replaces all information previously supplied. the st logo is a registered trademark of stmicroelectronics. all other names are the property of their respective owners. ? 2014 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - philippines - singapore - spain - swed en - switzerland - united kingdom - united states of america www.st.com

▲Up To Search▲

Price & Availability of VNI8200XPTR

	To Download VNI8200XPTR Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .