| |
|
 |
IDT
|
| Part No. |
IDT7381
|
| OCR Text |
...ked or fed through for flexible pipelining. The F output can also be set into clocked or flow-through mode. An output enable is provided for three-state control of the output port on a bus. The IDT7381 has three function pins to select 1 of... |
| Description |
16-BIT CMOS CASCADABLE ALU
|
| File Size |
120.37K /
17 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ICSI
|
| Part No. |
IS61LV6464
|
| OCR Text |
...ple depth expansion and address pipelining * Common data inputs and data outputs * Power-down control by ZZ input * JEDEC 128-Pin LQFP and PQFP 14mm x 20mm package * Single +3.3V power supply * 2.5V VCCQ (I/O supply) * Control pins mode upo... |
| Description |
SYNCHRONOUS STATIC RAM, Pipelined Synchronous SRAM
|
| File Size |
483.91K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
75P52100 IDT75P52100
|
| OCR Text |
...SRAM. The ASIC/FPGA handles the pipelining of the data to and from the SRAM. Registers There are four basic types of registers supported: s Configuration Registers are used at initialization to define the segmentation of the entries, timing... |
| Description |
64K x72 Network Search Engine
Network Search Engines (NSE) with High Performance Interface
|
| File Size |
55.53K /
3 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel
|
| Part No. |
AT90S2323
|
| OCR Text |
...is accessed with a single level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is i... |
| Description |
8-Bit Microcontroller with 2K Bytes Downloadable FLASH
From old datasheet system
|
| File Size |
554.98K /
41 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
IDT[Integrated Device Technology]
|
| Part No. |
75K62100 IDT75K6210 IDT75K62100
|
| OCR Text |
...SRAM. The ASIC/FPGA handles the pipelining of the data to and from the SRAM. Registers There are four basic types of registers supported: s Configuration Registers are used at initialization to define the segmentation of the entries, timing... |
| Description |
128K x72 Network Search Engine
Network Search Engines (NSE) with High Performance Interface
NETWORK SEARCH ENGINE 128K x 72 Entries
|
| File Size |
55.61K /
3 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT[Integrated Device Technology]
|
| Part No. |
75K72100 IDT75K72100
|
| OCR Text |
...SRAM. The ASIC/FPGA handles the pipelining of the data to and from the SRAM. Registers There are four basic types of registers supported: s Configuration Registers are used at initialization to define the segmentation of the entries, timing... |
| Description |
256K x72 Network Search Engine
Network Search Engines (NSE) with High Performance Interface
Network Search Engine 256K x 72 Entries
|
| File Size |
54.32K /
3 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
