| |
|
 |
Cypress Semiconductor, Corp.
CYPRESS[Cypress Semiconductor]
|
| Part No. |
CY7C1298F CY7C1298F-133AC
|
| OCR Text |
...esses, all data inputs, address-pipelining Chip Enable (CE1), depth-expansion Chip Enables (CE2 and CE3), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables (BW[A:B], and BWE), and Global Write (GW). Asynchronous inputs include the O... |
| Description |
1-Mbit (64K x 18) Pipelined DCD Sync SRAM 64K X 18 STANDARD SRAM, 4 ns, PQFP100
1-Mb (64K x 18) Pipelined DCD Sync SRAM
|
| File Size |
329.06K /
15 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
CYPRESS
|
| Part No. |
CY7C1440V3
|
| OCR Text |
...esses, all data inputs, address-pipelining
Selection Guide[1]
CY7C1440V33 CY7C1446V33 CY7C1446V33 -300 Maximum Access Time Maximum Operating Current Maximum CMOS Standby Current
Note: 1. Shaded areas contain advance information.
CY7... |
| Description |
1M X 36/2M X 18/512K X 72 Pipelined SRAM
|
| File Size |
992.68K /
31 Page |
View
it Online |
Download Datasheet |
| |
|
|
Galvantech
|
| Part No. |
GVT71256B18 71256B18
|
| OCR Text |
...esses, all data inputs, address-pipelining chip enable (CE#), depth-expansion chip enables (CE2# and CE2), burst control inputs (ADSC#, ADSP#, and ADV#), write enables (WEL#, WEH#, and BWE#), and global write (GW#). Asynchronous inputs incl... |
| Description |
256K X 18 SYNCHRONOUS BURST SRAM
From old datasheet system
|
| File Size |
143.45K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
Galvantech
|
| Part No. |
GVT71256B36 GVT71512B18 71256B36
|
| OCR Text |
...esses, all data inputs, address-pipelining chip enable (CE#), depthexpansion chip enables (CE2 and CE2#), burst control inputs (ADSC#, ADSP#, and ADV#), write enables (BWa#, BWb#, BWc#, BWd#, and BWE#), and global write (GW#). However, the ... |
| Description |
256K X 36/512K X 18 SYNCHRONOUS SRAM
From old datasheet system
|
| File Size |
255.58K /
25 Page |
View
it Online |
Download Datasheet |
| |
|
|
Galvantech
|
| Part No. |
GVT71256C36 GVT71512C18 71256C36
|
| OCR Text |
...esses, all data inputs, address-pipelining chip enable (CE#), depthexpansion chip enables (CE2 and CE2#), burst control inputs (ADSC#, ADSP#, and ADV#), write enables (BWa#, BWb#, BWc#, BWd#, and BWE#), and global write (GW#). However, the ... |
| Description |
256K X 36/512K X 18 SYNCHRONOUS SRAM
From old datasheet system
|
| File Size |
255.50K /
25 Page |
View
it Online |
Download Datasheet |
| |
|
|
Galvantech
|
| Part No. |
GVT71256D18 71256D18
|
| OCR Text |
...esses, all data inputs, address-pipelining chip enable (CE#), depth-expansion chip enables (CE2# and CE2), burst control inputs (ADSC#, ADSP#, and ADV#), write enables (WEL#, WEH#, and BWE#), and global write (GW#). Asynchronous inputs incl... |
| Description |
256K X 18 SYNCHRONOUS BURST SRAM
From old datasheet system
|
| File Size |
173.28K /
14 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
