| |
|
 |
Samsung Electronic
|
| Part No. |
S3C44B0X
|
| OCR Text |
...ved nWAIT, nXBREQ/nXBACK, nGCS, DRAM and SDRAM timing diagrams are moved to chapter 19. 1 MEMORY CONTROLLER 4-12 BWSCON : ST7, ST6 and DW7 b...INTERFACE 17-7 IIS FIFO CONTROL REGISTER (IISFCON) The below descriptions are added. To start IIS op... |
| Description |
PDA/GPS/LCD Game/E Book S3C44A0X Errata
|
| File Size |
55.01K /
11 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cirrus Logic, Inc.
CIRRUS LOGIC INC
|
| Part No. |
EP7212-CB-A EP7212-CV-A
|
| OCR Text |
...upt controller power management dram cntrl lcd controller arm7tdmi cpu core 8-kbyte cache mmu timer counters(2) arm720t internal data bu...interface 2 internal address bus 13-mhz input on-chip boot rom async interface 1 on-chip sram 38,40... |
| Description |
HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI)
|
| File Size |
1,293.82K /
136 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cirrus Logic, Inc.
|
| Part No. |
CS7410-CQ CS7410-CM
|
| OCR Text |
...rfaces to external sdram or edo dram (for shock protection), and to external rom/flash (for custom program storage) l cd serial interface with advanced pattern matching and software error handling l integrated dac functionality l simulta... |
| Description |
CD/MP3/WMA Audio Controller SPECIALTY CONSUMER CIRCUIT, PQFP100
|
| File Size |
378.51K /
39 Page |
View
it Online |
Download Datasheet |
| |
|
|
HYNIX SEMICONDUCTOR INC
|
| Part No. |
HY5DU561622ELTP-L
|
| OCR Text |
...uble data rate(ddr) synchronous dram, ideally suited for the main memory applications which requires large memory density and high bandwid...interface ? fully differential clock inputs (ck, /ck) operation ? double data rate interface ? sourc... |
| Description |
16M X 16 DDR DRAM, 0.75 ns, PDSO66
|
| File Size |
235.08K /
29 Page |
View
it Online |
Download Datasheet |
| |
|
|
HYNIX SEMICONDUCTOR INC
|
| Part No. |
HY5DU561622ELTP-JI
|
| OCR Text |
...uble data rate(ddr) synchronous dram, ideally suited for the main memory applications which requires large memory density and high bandwid...interface ? fully differential clock inputs (ck, /ck) operation ? double data rate interface ? sourc... |
| Description |
16M X 16 DDR DRAM, 0.7 ns, PDSO66
|
| File Size |
235.26K /
29 Page |
View
it Online |
Download Datasheet |
| |
|
|
Advanced Micro Devices, Inc.
|
| Part No. |
ELANSC300-25VC ELANSC300-25VI ELANSC300-33VC ELANSC300-33VI ELANSC300-33KI ELANSC300-33KC ELANSC300-25KC ELANSC300-25KI
|
| OCR Text |
...ntrol pins C suspend refresh of dram array C clock switching during isa cycles C low power consumption: 0.12 mw typical suspend mode power ...interface interrupt controller (2x8259) programmable interval timer (8254) real-time clock (146818a)... |
| Description |
Highly Integrated, Low-Power, 32-Bit Microcontroller 32-BIT, 33 MHz, MICROCONTROLLER, PQFP208
Highly Integrated, Low-Power, 32-Bit Microcontroller 32-BIT, 25 MHz, MICROCONTROLLER, PQFP208
|
| File Size |
1,256.06K /
139 Page |
View
it Online |
Download Datasheet |
| |
|
|
|
| Part No. |
KS1453
|
| OCR Text |
...row deinterleave ? 4 - 16 mbits dram interface (external component for error correction/track buffering) ? descramble ? id error correction ? main data error detection (edc) ? error flag monitoring ? micom interface ? micom direct memory ac... |
| Description |
SPECIALTY CONSUMER CIRCUIT, PQFP128
|
| File Size |
520.83K /
73 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
