| |
|
 |
FAIRCHILD[Fairchild Semiconductor]
|
| Part No. |
MOC3083M MOC3081M MOC3081M_05 MOC3082M MOC3081M05
|
| OCR Text |
ZERO-CROSS OPTOISOLATORS TRIAC DRIVER OUTPUT (800 VOLT PEAK)
MOC3081M
PACKAGE
MOC3082M
MOC3083M
SCHEMATIC
ANODE 1
6 MAIN TERM...IF VR PD 60 6 120 1.41 mA V mW mW/C TSTG TOPR TSOL TJ VISO PD -40 to +150 -40 to +85 260 for 10 sec ... |
| Description |
6-PIN DIP ZERO-CROSS OPTOISOLATORS TRIAC DRIVER OUTPUT (800 VOLT PEAK)
|
| File Size |
528.75K /
11 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
MPS[Monolithic Power Systems]
|
| Part No. |
MP1519DQ EV0042 MP1519
|
| OCR Text |
...e charge pump output returns to zero volts (this can take a few seconds). The MP1519 is in true shutdown mode when LEDC is zero and the 30s time interval has passed. The supply current should be less than 1A. Setting the LED Current The LED... |
| Description |
1x, 1.5x, 2x High Efficiency Charge Pump 4 White LED Driver
|
| File Size |
204.09K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
MPS[Monolithic Power Systems]
|
| Part No. |
MP1541_06 MP1541 MP1541DJ
|
| OCR Text |
...e system uses two poles and one zero to stabilize the control loop. The poles are fP1 set by the output capacitor and load resistance, and f...If greater phase margin is needed a series resistor and capacitor can be placed in parallel with the... |
| Description |
1.3MHz Boost Converter
|
| File Size |
309.87K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
MPS[Monolithic Power Systems]
|
| Part No. |
MP1541DJ MP1541
|
| OCR Text |
...e system uses two poles and one zero to stabilize the control loop. The poles are fP1 set by the output capacitor and load resistance, and f...If greater phase margin is needed a series resistor and capacitor can be placed in parallel with the... |
| Description |
1.3MHz Boost Converter
|
| File Size |
239.02K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
MOTOROLA[Motorola, Inc]
|
| Part No. |
MPC9608
|
| OCR Text |
Zero Delay Clock Buffer
The MPC9608 is a 3.3 V compatible, 1:10 PLL based zero-delay buffer. With a very wide frequency range and low outpu...if BSEL = 0. If BSEL = 1, the minimum and maximum output frequency of bank B is divided by two. Calc... |
| Description |
1:10 LVCMOS Zero Delay Clock Buffer
|
| File Size |
421.94K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
